{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T02:35:58Z","timestamp":1776393358008,"version":"3.51.2"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700648","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T12:55:58Z","timestamp":1228913758000},"page":"1-9","source":"Crossref","is-referenced-by-count":46,"title":["Launch-on-Shift-Capture Transition Tests"],"prefix":"10.1109","author":[{"given":"I.","family":"Park","sequence":"first","affiliation":[]},{"given":"E.J.","family":"McCluskey","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639727"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1958.5222661"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/41.19069"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/54.199804"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197675"},{"key":"14","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1109\/ICVD.2005.83","article-title":"distance resticted scan chain reordering to enhance delay fault coverage","author":"li","year":"2005","journal-title":"Proc Int'l Conf VLSI Design"},{"key":"11","first-page":"182","article-title":"test generation & dynamic compaction of tests","author":"goel","year":"1979","journal-title":"Dig Papers Test Conf"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159761"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.43"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527892"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292299"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966652"},{"key":"25","first-page":"574","article-title":"scalable scan-path test point insertion technique to enhance delay fault coverage for standard scan designs","author":"wang","year":"2003","journal-title":"Proc Int'l Test Conf"},{"key":"26","doi-asserted-by":"crossref","first-page":"1296","DOI":"10.1109\/DATE.2004.1269074","article-title":"hybrid delay scan: a low hardware overhead scan-based delay test technique for high fault coverage and compact test sets","volume":"2","author":"wang","year":"2004","journal-title":"Proc Deaign Automation and Test in Europe"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.91"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358090"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527887"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.127"},{"key":"10","first-page":"1","article-title":"classifying bad chips and ordering test sets","author":"ferhani","year":"2006","journal-title":"Proc Int'l Test Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.49"},{"key":"7","first-page":"471","article-title":"a novel method of improving transition delay fault coverageusing multiple scan enable signals","author":"devtaprasanna","year":"2005","journal-title":"Proc ICCD"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FTCSH.1995.532648"},{"key":"5","article-title":"californiascan architecture for high quality and low power testing","author":"cho","year":"2007","journal-title":"Proc Int'l Test Conf"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"9","article-title":"delay-fault simulation","author":"eichelberger","year":"1991","journal-title":"Structured Logic Testing"},{"key":"8","first-page":"462","article-title":"a logic design structure for lsi testability","author":"eichelberger","year":"1977","journal-title":"Proc Design Automation Conf"}],"event":{"name":"2008 IEEE International Test Conference","location":"Santa Clara, CA","start":{"date-parts":[[2008,10,28]]},"end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700648.pdf?arnumber=4700648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T10:37:29Z","timestamp":1497782249000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700648","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}