{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:07:31Z","timestamp":1725473251260},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700697","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T12:55:58Z","timestamp":1228913758000},"page":"1-1","source":"Crossref","is-referenced-by-count":0,"title":["Is It Cost-Effective to Achieve Very High Fault Coverage for Testing Homogeneous SoCs with Core-Level Redundancy?"],"prefix":"10.1109","author":[{"family":"Lin Huang","sequence":"first","affiliation":[]},{"family":"Qiang Xu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/54.980051"},{"key":"2","first-page":"1491","article-title":"a profit evaluation system (pes) for logic cores at early design stage","author":"lu","year":"2001","journal-title":"Proc ICECS"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.27"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700697.pdf?arnumber=4700697","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:27:26Z","timestamp":1489753646000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700697\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700697","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}