{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:32:52Z","timestamp":1725431572284},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/test.2009.5355655","type":"proceedings-article","created":{"date-parts":[[2009,12,24]],"date-time":"2009-12-24T18:29:18Z","timestamp":1261679358000},"page":"1-10","source":"Crossref","is-referenced-by-count":5,"title":["Using transition test to understand timing behavior of logic circuits on UltraSPARC<sup>TM<\/sup> T2 family"],"prefix":"10.1109","author":[{"given":"Liang-Chi","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Dickinson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Dahlgren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Davidson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Caty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373611"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292274"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529825"},{"journal-title":"High-Speed VLSI Interconnections Modeling Analysis and Simulation","year":"1994","author":"goel","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378488"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041868"},{"key":"2","first-page":"31","article-title":"On correlating structural tests with functional tests for speed binning of high performance design","author":"zeng","year":"2004","journal-title":"Proc Int'l Test Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232255"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/2.803637"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843819"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437561"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.87"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805623"},{"key":"9","article-title":"Transition test on ultra SPARC T2 microprocessor","author":"chen","year":"2008","journal-title":"Proc Int'l Test Conf"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011103"}],"event":{"name":"2009 IEEE International Test Conference (ITC)","start":{"date-parts":[[2009,11,1]]},"location":"Austin, TX, USA","end":{"date-parts":[[2009,11,6]]}},"container-title":["2009 International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5348788\/5355529\/05355655.pdf?arnumber=5355655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T02:54:38Z","timestamp":1489892078000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5355655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2009.5355655","relation":{},"subject":[],"published":{"date-parts":[[2009,11]]}}}