{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:13:21Z","timestamp":1730301201319,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/test.2009.5355742","type":"proceedings-article","created":{"date-parts":[[2009,12,24]],"date-time":"2009-12-24T18:29:18Z","timestamp":1261679358000},"page":"1-10","source":"Crossref","is-referenced-by-count":24,"title":["A novel architecture for on-chip path delay measurement"],"prefix":"10.1109","author":[{"given":"Xiaoxiao","family":"Wang","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Tehranipoor","sequence":"additional","affiliation":[]},{"given":"Ramyanshu","family":"Datta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"User Manuals for SYNOPSYS Toolset Version 2007 03","year":"2007","key":"17"},{"journal-title":"Cadence Inc","article-title":"0.18m standard cell GSCLib library version 2.0","year":"2005","key":"18"},{"key":"15","first-page":"815","article-title":"On-Chip Process Variation Detection and Compensation using Delay and SlewRate Monitoring Circuits","author":"ghosh","year":"2008","journal-title":"Proc IEEE International Symposium on Quality Electronic Design"},{"key":"16","article-title":"Path-RO: A novel on chip critical path delay measurement under process variations","author":"wang","year":"2008","journal-title":"Proc of ICC 08"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1049\/el:19980529"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008365428314"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.59"},{"key":"12","first-page":"401","article-title":"Lowoverhead design technique for calibration of maximum frequency at multiple operating points","volume":"7","author":"paul","year":"2004","journal-title":"Proc ICCAD"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988988"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041814"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469191"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.157"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882523"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.25"},{"key":"5","first-page":"858","article-title":"A synthesizable, fast and highresolution timing measurement device using a componentinvariant vernier delay line","author":"chan","year":"2001","journal-title":"Proc itc'Ol"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.11"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2005.863244"},{"key":"8","article-title":"Design for manufacturability and statistical design","author":"orshansky","year":"2007","journal-title":"Springer"}],"event":{"name":"2009 IEEE International Test Conference (ITC)","start":{"date-parts":[[2009,11,1]]},"location":"Austin, TX, USA","end":{"date-parts":[[2009,11,6]]}},"container-title":["2009 International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5348788\/5355529\/05355742.pdf?arnumber=5355742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T03:01:43Z","timestamp":1489892503000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5355742\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/test.2009.5355742","relation":{},"subject":[],"published":{"date-parts":[[2009,11]]}}}