{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:24:45Z","timestamp":1725528285030},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699203","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T20:20:08Z","timestamp":1295641208000},"page":"1-10","source":"Crossref","is-referenced-by-count":6,"title":["The scan-DFT features of AMD's next-generation microprocessor core"],"prefix":"10.1109","author":[{"given":"Mahmut","family":"Yilmaz","sequence":"first","affiliation":[]},{"given":"Baosheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jayalakshmi","family":"Rajaraman","sequence":"additional","affiliation":[]},{"given":"Tom","family":"Olsen","sequence":"additional","affiliation":[]},{"given":"Kanwaldeep","family":"Sobti","sequence":"additional","affiliation":[]},{"given":"Dwight","family":"Elvey","sequence":"additional","affiliation":[]},{"given":"Jeff","family":"Fitzgerald","sequence":"additional","affiliation":[]},{"given":"Grady","family":"Giles","sequence":"additional","affiliation":[]},{"given":"Wei-Yu","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261012"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146993"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457036"},{"key":"ref30","first-page":"533","article-title":"Transition delay fault test pattern generation considering supply voltage noise in a SOC design","author":"ahmed","year":"2007","journal-title":"Proc IEEE Design Automation Conf"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043591"},{"key":"ref34","article-title":"A case study of timing-aware ATPG","author":"yilmaz","year":"2008","journal-title":"Proc Mentor Graphics User-2-User Conference"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref11","first-page":"200","article-title":"Self-testing of multichip logic modules","author":"bardell","year":"1982","journal-title":"Proc IEEE Int Test Conference"},{"key":"ref12","first-page":"667","article-title":"Soft-edge flip-flops for improved timing yield: Design and optimization","author":"joshi","year":"2007","journal-title":"Proc IEEE ICCAD"},{"journal-title":"Design of High-Performance Microprocessor Circuits","year":"2001","author":"chandrakasan","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584032"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672142"},{"key":"ref16","article-title":"Power-aware test: Challenges and solutions","author":"ravi","year":"2007","journal-title":"Proc IEEE Int Test Conference"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990291"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1109\/ATS.1999.810770","article-title":"A simplified method for testing the IBM pipeline partial-scan microprocessor","author":"chen","year":"1999","journal-title":"Proc IEEE Asian Test Symp"},{"key":"ref19","article-title":"Reusing testkompress logic for system level test","author":"gatty","year":"2008","journal-title":"Proc Mentor Graphics User-2-User Conference"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033788"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437609"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805784"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700627"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884863"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/BF00136074"},{"key":"ref5","article-title":"Robust test generation for precise crosstalk-induced path delay faults","author":"li","year":"2006","journal-title":"Proc IEEE VLSI Test Symp"},{"journal-title":"IEEE Std","article-title":"IEEE Std 1149.1–1990 IEEE Standard Test Access Port and Boundary-Scan Architecture Description","year":"1990","key":"ref8"},{"journal-title":"IEEE Std","article-title":"IEEE Std 1500 IEEE Standard Testability Method for Embedded Core-based Integrated Circuits","year":"2005","key":"ref7"},{"key":"ref2","first-page":"2.1.1","article-title":"The test features of the quad-core AMD Opteron™ micro-processor","author":"wood","year":"2008","journal-title":"Proc IEEE Int Test Conference"},{"key":"ref9","article-title":"Test bandwidth improvement using enhanced TK","author":"sobti","year":"2008","journal-title":"Proc Mentor Graphics User-2-User Conference"},{"key":"ref1","first-page":"130","article-title":"Test and debug features of the AMD-K7™ microprocessor","author":"wood","year":"1999","journal-title":"Proc IEEE Int Test Conference"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355910"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/5.920583"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.57"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382346"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382333"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315349"},{"key":"ref25","article-title":"Using transition test to understand timing behavior of logic circuits on UltraSPARCTM T2 family","author":"chen","year":"2009","journal-title":"Proc IEEE Int Test Conference"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","start":{"date-parts":[[2010,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699203.pdf?arnumber=5699203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T22:09:05Z","timestamp":1592258945000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699203","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}