{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:02:51Z","timestamp":1725526971138},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699205","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T20:20:08Z","timestamp":1295641208000},"page":"1-9","source":"Crossref","is-referenced-by-count":3,"title":["Optimization of burn-in test for many-core processors through adaptive spatiotemporal power migration"],"prefix":"10.1109","author":[{"given":"Minki","family":"Cho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikhil","family":"Sathe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816145"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234225"},{"key":"ref13","article-title":"Thousand Core Chips-A Technology Perspective","author":"borkar","year":"2007","journal-title":"DAC"},{"journal-title":"ISSCC","article-title":"An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS","year":"2007","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397324"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"0","key":"ref16"},{"journal-title":"Predictive Technology Model (PTM)","year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391660"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2004.833316"},{"journal-title":"Early Life Failure Rate Calculation Procedure for Electronic Components","article-title":"JEDEC Solid-State Technology Association","year":"2000","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.826591"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.50"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584064"},{"journal-title":"Quality and Reliability ASIC Products Application Note SA14-2280-03 rev 3 Microelectronics Division IBM","year":"1999","key":"ref2"},{"key":"ref1","first-page":"167","article-title":"Burn-In","author":"vollertsen","year":"1999","journal-title":"IEEE Int'l Integrated Reliability Workshop Final Report"},{"key":"ref9","article-title":"Thermal challenges during microprocessor testing","author":"tadayon","year":"0","journal-title":"Intel Corp"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","start":{"date-parts":[[2010,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699205.pdf?arnumber=5699205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:00:57Z","timestamp":1490090457000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699205","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}