{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:11:37Z","timestamp":1780675897374,"version":"3.54.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699209","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T15:20:08Z","timestamp":1295623208000},"page":"1-10","source":"Crossref","is-referenced-by-count":5,"title":["Design and test of latch-based circuits to maximize performance, yield, and delay test quality"],"prefix":"10.1109","author":[{"given":"Kun Young","family":"Chung","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sandeep K.","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855297"},{"key":"ref11","article-title":"Timing Optimization by Replacing Flip-Flops to Latches","author":"yoshikawa","year":"2006","journal-title":"Design Automation Conference"},{"key":"ref12","article-title":"Delay Defect Characteristics and Testing Strategies","author":"kim","year":"2003","journal-title":"IEEE Design & Test of Computers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.41"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.45"},{"key":"ref3","article-title":"Structural delay testing of latch-based high-speed pipelines with time borrowing","author":"chung","year":"2003","journal-title":"IEEE International Test Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511816321"},{"key":"ref5","article-title":"On Delay Fault Testing in Logic Circuits","author":"lin","year":"1987","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"ref8","first-page":"88","article-title":"High Quality Robust Test for Path Delay Faults","author":"chen","year":"1997","journal-title":"IEEE VLSI Test Symposium"},{"key":"ref7","article-title":"Robust and Nonrobust Tests for Path Delay Faults in a Combinational Circuit","author":"park","year":"1987","journal-title":"IEEE International Test Conference"},{"key":"ref2","author":"harris","year":"2001","journal-title":"Skew-Tolerance Circuit Design"},{"key":"ref1","author":"chinnery","year":"2002","journal-title":"Closing the Gap between ASIC & Custom"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831573"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","location":"Austin, TX, USA","start":{"date-parts":[[2010,11,2]]},"end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699209.pdf?arnumber=5699209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:52:30Z","timestamp":1490075550000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699209","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}