{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T20:21:22Z","timestamp":1751487682422,"version":"3.28.0"},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699214","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T15:20:08Z","timestamp":1295623208000},"page":"1-10","source":"Crossref","is-referenced-by-count":14,"title":["Automated trace signals selection using the RTL descriptions"],"prefix":"10.1109","author":[{"given":"Ho Fai","family":"Ko","sequence":"first","affiliation":[]},{"given":"Nicola","family":"Nicolici","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003792"},{"journal-title":"SCU-RTL Benchmark","year":"1998","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.157"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1145\/1391469.1391569","article-title":"ifra: instruction footprint recording and analysis for post-silicon bug localization in processors","author":"sung-boem park","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1049\/ip-cdt:20045130","article-title":"Gigabyte per Second Streaming Lossless Data Compression Hardware based on a Configurable Variable-Geometry CAM Dictionay","volume":"153","author":"nunez-yanez","year":"2006","journal-title":"IEE Proceedings of Computers and Digital Techniques"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805821"},{"journal-title":"Design Compiler","year":"2003","key":"ref36"},{"year":"2003","key":"ref35"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/54.867894","article-title":"RT-Level ITC 99 Benchmarks and First ATPG Results","volume":"17","author":"sonza-reorda","year":"2000","journal-title":"IEEE Design and Test of Computers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270905"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347600"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292342"},{"key":"ref14","first-page":"648","article-title":"Reusing DFT Logic for Functional and Silicon Debugging Test","author":"gu","year":"2002","journal-title":"Proceedings of the IEEE International Test Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512612"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144248"},{"year":"2001","key":"ref17"},{"key":"ref18","first-page":"16.3","article-title":"Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs","author":"ko","year":"2008","journal-title":"Proceedings of the IEEE International Test Conference"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484858"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/cce:20000608"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023198"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.21"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437613"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041814"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.118"},{"journal-title":"Embedded trace macrocell","year":"2007","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.186"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060209"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364595"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583986"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009158"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512781"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.35"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MP.2005.1405795"},{"journal-title":"Hardware Design Verification Simulation and Formal Method-Based Approaches","year":"2005","author":"lam","key":"ref23"},{"key":"ref26","first-page":"1338","article-title":"Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation","author":"liu","year":"2009","journal-title":"Proceedings of the IEEE\/ACM Design Automation and Test in Europe"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313364"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","start":{"date-parts":[[2010,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699214.pdf?arnumber=5699214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T14:44:50Z","timestamp":1497883490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699214\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699214","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}