{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T22:52:44Z","timestamp":1774738364631,"version":"3.50.1"},"reference-count":55,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699215","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T20:20:08Z","timestamp":1295641208000},"page":"1-10","source":"Crossref","is-referenced-by-count":63,"title":["QED: Quick Error Detection tests for effective post-silicon validation"],"prefix":"10.1109","author":[{"given":"Ted","family":"Hong","sequence":"first","affiliation":[]},{"given":"Yanjing","family":"Li","sequence":"additional","affiliation":[]},{"given":"Sung-Boem","family":"Park","sequence":"additional","affiliation":[]},{"given":"Diana","family":"Mui","sequence":"additional","affiliation":[]},{"given":"David","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ziyad Abdel","family":"Kaleq","sequence":"additional","affiliation":[]},{"given":"Nagib","family":"Hakim","sequence":"additional","affiliation":[]},{"given":"Helia","family":"Naeimi","sequence":"additional","affiliation":[]},{"given":"Donald S.","family":"Gardner","sequence":"additional","affiliation":[]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837367"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311929"},{"key":"ref32","first-page":"99","article-title":"Detailed design and evaluation of redundant multithreading alternatives","author":"mukherjee","year":"2002","journal-title":"Proc Intl Symp Computer Architecture"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004589"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/248052.248106"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref36","first-page":"658","article-title":"Digital system simulation: methodologies and examples","author":"olukotun","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/12.980007"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.53"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/12.2145"},{"key":"ref29","article-title":"Great Internet Mersenne Prime Search","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437613"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146915"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018130"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484892"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837466"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270856"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676066"},{"key":"ref25","first-page":"1338","article-title":"Trace signal selection for visibility enhancement in post-silicon validation","author":"liu","year":"2009","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.82"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.7"},{"key":"ref55","first-page":"982","article-title":"Automated data analysis solutions to silicon debug","author":"yang","year":"2009","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.41"},{"key":"ref52","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.728"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2007.01.015"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.54"},{"key":"ref12","first-page":"371","article-title":"Time-multiplexed online checking: a feasibility study","author":"gao","year":"2008","journal-title":"Proc Asian Test Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065786"},{"key":"ref14","article-title":"Post-silicon debug using formal verification waypoints","author":"ho","year":"2009","journal-title":"DV-Con"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676475"},{"key":"ref16","article-title":"Intel Platform and Component Validation","year":"2003","journal-title":"Intel Corp"},{"key":"ref17","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966662"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041817"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560217"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.54853"},{"key":"ref6","article-title":"Validating the Intel Pentium 4 processor","volume":"5","author":"bentley","year":"2001","journal-title":"Intel Technology Journal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.915541"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.38"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.105"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751878"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.9"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/54.825675"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICSMC.1998.724977"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090659"},{"key":"ref47","first-page":"990","article-title":"Native mode functional test generation for processors with applications to self-test and design validation","author":"shen","year":"1998","journal-title":"Proc Intl Test Conf"},{"key":"ref42","article-title":"SESC Simulator","author":"renau","year":"2005"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1998.665230"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/32.295891"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","location":"Austin, TX, USA","start":{"date-parts":[[2010,11,2]]},"end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699215.pdf?arnumber=5699215","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,3]],"date-time":"2024-04-03T10:03:38Z","timestamp":1712138618000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699215\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":55,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699215","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}