{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T17:58:14Z","timestamp":1725731894506},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699218","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T15:20:08Z","timestamp":1295623208000},"page":"1-10","source":"Crossref","is-referenced-by-count":25,"title":["On maximizing the compound yield for 3D Wafer-to-Wafer stacked ICs"],"prefix":"10.1109","author":[{"given":"Mottaqiallah","family":"Taouil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jouke","family":"Verbree","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik Jan","family":"Marinissen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2007.4446880"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003513"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512785"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1412587.1412592"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.836656"},{"article-title":"Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.92"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/9783527623051"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory","author":"li","year":"2006","journal-title":"International Symposium on Computer Architecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.915376"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2004.1270547"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","start":{"date-parts":[[2010,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699218.pdf?arnumber=5699218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T14:45:08Z","timestamp":1497883508000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699218","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}