{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:50:37Z","timestamp":1742381437797,"version":"3.28.0"},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699227","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T20:20:08Z","timestamp":1295641208000},"page":"1-10","source":"Crossref","is-referenced-by-count":12,"title":["Dynamic channel allocation for higher EDT compression in SoC designs"],"prefix":"10.1109","author":[{"given":"M.","family":"Kassab","sequence":"first","affiliation":[]},{"given":"G.","family":"Mrugalski","sequence":"additional","affiliation":[]},{"given":"N.","family":"Mukherjee","sequence":"additional","affiliation":[]},{"given":"J.","family":"Rajski","sequence":"additional","affiliation":[]},{"given":"J.","family":"Janicki","sequence":"additional","affiliation":[]},{"given":"J.","family":"Tyszer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"273","article-title":"Power constrained test scheduling with dynamically varied TAM","author":"zhao","year":"2003","journal-title":"Proc VTS"},{"key":"ref38","first-page":"1196","article-title":"Time\/area tradeoffs in testing hierarchical SOCs with hard mega-cores","author":"xu","year":"2004","journal-title":"Proc ITC"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.41"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834228"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244140"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387393"},{"article-title":"System-on-Chip Test Architectures","year":"2007","author":"wang","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021731"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599435"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844311"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.169"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347617"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041747"},{"key":"ref14","first-page":"8","article-title":"Test scheduling for modular SOCs in an abort-on-fail environment","author":"ingelsson","year":"2004","journal-title":"Proc ETS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.801102"},{"key":"ref16","first-page":"213","article-title":"Test wrapper and test access mechanism co-optimization for system-on-chip","volume":"18","author":"iyengar","year":"2002","journal-title":"JETTA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810737"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1252857"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253794"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/371254.371258"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894301"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842816"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268883"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810784"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990282"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.48"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1145\/277044.277190","article-title":"A fast and low cost testing technique for core-based system-on-chip","author":"ghosh","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.43"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871757"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029648"},{"key":"ref24","first-page":"1369","article-title":"Test scheduling for network-on-chip with BIST and precedence constraints","author":"liu","year":"2004","journal-title":"Proc ITC"},{"key":"ref23","first-page":"385","article-title":"An integrated framework for the design and optimization of SOC test solutions","volume":"18","author":"larsson","year":"2002","journal-title":"JETTA"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"key":"ref25","first-page":"46","article-title":"Thermal-aware testing of network-on-chip using multiple clocking","author":"liu","year":"2006","journal-title":"Proc VTS"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","start":{"date-parts":[[2010,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699227.pdf?arnumber=5699227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T18:45:10Z","timestamp":1497897910000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699227\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699227","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}