{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T23:05:06Z","timestamp":1771023906710,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699238","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T20:20:08Z","timestamp":1295641208000},"page":"1-9","source":"Crossref","is-referenced-by-count":1,"title":["Mask versus Schematic - an enhanced design-verification flow for first silicon success"],"prefix":"10.1109","author":[{"given":"Tseng-Chin","family":"Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Leong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mango C.-T.","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip A.","family":"Fisher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Hsiang","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"633","article-title":"Post-Routing Redundant Via Insertion and Line End Extension with Via Density Consideration","author":"lee","year":"2006","journal-title":"IEEE International Conference on Computer-Aided Design"},{"key":"ref11","first-page":"350","article-title":"Concurrent Wire Spreading, Widening, and Filling","author":"rizzo","year":"2007","journal-title":"IEEE Design Automation Conference"},{"key":"ref12","first-page":"364","article-title":"An MILP-Based Wire Spreading Algorithm for PSM-Aware Layout Modification","author":"tsai","year":"2008","journal-title":"IEEE Asia and South Pacific Design Automation Conference"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269442"},{"key":"ref14","article-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"weste","year":"0"},{"key":"ref15","first-page":"11","article-title":"32nm gate-first high-klmetal-gate technology for high performance low power applications","author":"diaz","year":"2008","journal-title":"Electron Devices Meeting 2008 IEDM 2008 IEEE International"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588573"},{"key":"ref17","article-title":"Mask data volume: historical perspective and future requirements","volume":"6281","author":"spence","year":"0","journal-title":"Proc SPIE Eur Mask Lithography Conf"},{"key":"ref18","article-title":"Appendix C: Gds Ii Format. Retrieved October 20, 2009","author":"graphics","year":"1994","journal-title":"Computer Aids for VLSI Design"},{"key":"ref19","author":"graphics","year":"2009","journal-title":"Reduce Cycle Time with Revolutionary New Capabilities from Calibre nmDRC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.880176"},{"key":"ref3","article-title":"A robust and automated methodology for LVS quality assurance","author":"ahmed","year":"2009","journal-title":"Proc Design Test Workshop (IDT)"},{"key":"ref6","article-title":"Design for Manufacturability and Statistical Design","author":"orshansky","year":"0","journal-title":"A Constructive Approach"},{"key":"ref5","article-title":"Reduce Cycle Time with Revolutionary New Capabilities from Calibre nmDRC","author":"graphics","year":"2009","journal-title":"MentorGraphics"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585410"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585412"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585842"},{"key":"ref1","first-page":"270","article-title":"A HIERARCHICAL APPROACH FOR LAYOUT VERSUS CIRCUIT CONSISTENCY CHECK","author":"wagner","year":"1980","journal-title":"17th conference on Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147101"},{"key":"ref20","year":"2009","journal-title":"Technology-Leading Physical Verification Solution for 45nm and Above"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","location":"Austin, TX, USA","start":{"date-parts":[[2010,11,2]]},"end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699238.pdf?arnumber=5699238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:27:01Z","timestamp":1490092021000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699238","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}