{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:26:51Z","timestamp":1725715611173},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699248","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T20:20:08Z","timestamp":1295641208000},"page":"1-10","source":"Crossref","is-referenced-by-count":14,"title":["Rapid FPGA delay characterization using clock synthesis and sparse sampling"],"prefix":"10.1109","author":[{"given":"Mehrdad","family":"Majzoobi","sequence":"first","affiliation":[]},{"given":"Eva","family":"Dyer","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Elnably","sequence":"additional","affiliation":[]},{"given":"Farinaz","family":"Koushanfar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339740"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270300"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630046"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762372"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508204"},{"journal-title":"Design for Manufacturability and Statistical Design A Constructive Approach","year":"2007","author":"orshansky","key":"ref15"},{"journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power","year":"2005","author":"srivastava","key":"ref16"},{"key":"ref17","first-page":"817","article-title":"A general framework for spatial correlation modeling in VLSI design","author":"liu","year":"2007","journal-title":"DAC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2005.862083"},{"key":"ref19","article-title":"Random projections for manifold learning - proofs and analysis","author":"hegde","year":"2007","journal-title":"Neural Information Processing Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272380"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.48"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2003.1243278"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882503"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1025126030727"},{"key":"ref7","first-page":"1239","article-title":"FPGA interconnect delay fault testing","author":"chmelar","year":"2003","journal-title":"International Test Conference"},{"key":"ref2","first-page":"217","article-title":"Modelling and compensation for clock skew variability in FPGAs","author":"sedcole","year":"2008","journal-title":"International Conference on Field-Programmable Technology"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534920"},{"key":"ref9","first-page":"1","author":"cheng","year":"2006","journal-title":"Fpga performance optimization via chipwise placement considering process variations"},{"key":"ref20","first-page":"717","article-title":"Exact matrix completion via convex optimization","author":"candes","year":"2008","journal-title":"Foundations of Computational Mathematics"},{"year":"2009","key":"ref22","article-title":"Virtex-5 FPGA data sheet, product specification"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1502781.1502786"},{"journal-title":"CVX MATLAB Software for Disciplined Convex Programming","year":"2009","author":"grant","key":"ref23"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","start":{"date-parts":[[2010,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699248.pdf?arnumber=5699248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:30:09Z","timestamp":1490092209000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699248","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}