{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:31:35Z","timestamp":1742391095128},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699257","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T20:20:08Z","timestamp":1295641208000},"page":"1-9","source":"Crossref","is-referenced-by-count":7,"title":["Path coverage based functional test generation for processor marginality validation"],"prefix":"10.1109","author":[{"given":"Suriyaprakash","family":"Natarajan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun","family":"Krishnamachary","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eli","family":"Chiprout","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Galivanche","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998361"},{"key":"ref11","first-page":"1006","article-title":"Fully automatic test program generation for microprocessor cores","author":"como","year":"2003","journal-title":"Proc of Design Automation and Test in Europe"},{"key":"ref12","first-page":"1080","article-title":"Test program synthesis for path delay faults in microprocessor cores","author":"lai","year":"2000","journal-title":"Proc of the International Test Conference"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465928"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1145\/1669112.1669136","article-title":"A micro-architecture-based framework for pre- and post-silicon power delivery analysis","author":"ketkar","year":"2009","journal-title":"Proc of 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.13"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.38"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366178"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.77"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358915"},{"key":"ref4","first-page":"990","article-title":"Native mode functional test generation for processors with applications to self test and design validation","author":"shen","year":"1998","journal-title":"Proc of the International Test Conference"},{"key":"ref3","article-title":"On testing the path delay faults of a microprocessor using its instruction set","author":"lai","year":"2000","journal-title":"Proc of the 18th IEEE VLSI Test Symposium"},{"key":"ref6","first-page":"294","article-title":"Automated mapping of precomputed module-level test sequences to processor instructions","author":"gurumurthy","year":"2005","journal-title":"Proc of the International Test Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639687"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297676"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.825672"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.55"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.61"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","start":{"date-parts":[[2010,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699257.pdf?arnumber=5699257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,17]],"date-time":"2021-11-17T20:43:46Z","timestamp":1637181826000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699257","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}