{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:36:51Z","timestamp":1761647811772,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/test.2010.5699266","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T15:20:08Z","timestamp":1295623208000},"page":"1-10","source":"Crossref","is-referenced-by-count":7,"title":["RT-level design-for-testability and expansion of functional test sequences for enhanced defect coverage"],"prefix":"10.1109","author":[{"given":"Alodeep","family":"Sanyal","sequence":"first","affiliation":[]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]},{"given":"Mahmut","family":"Yilmaz","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Fujiwara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"640","article-title":"Non-scan Design-for-Testability of RT-Ievel Data Paths","author":"dey","year":"1994","journal-title":"Proc International Conference on Computer Aided Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557123"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.712102"},{"key":"ref13","first-page":"300","article-title":"Design for Strong Testability of RTL Data Paths to Provide Complete Fault Efficiency","author":"wada","year":"2000","journal-title":"Proc International Conference on VLSI Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927757"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041860"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583984"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977305"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594762"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894305"},{"key":"ref6","first-page":"43","article-title":"Automatic Test Generation for Functional RTL Circuits using Assignment Decision Diagrams","author":"ghosh","year":"1999","journal-title":"Proc Design Automation Conference"},{"key":"ref5","first-page":"577","article-title":"High-coverage ATPG for Datapath Circuits with Unimplemented Blocks","author":"kim","year":"1998","journal-title":"Proc International Test Conference"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1109\/92.238444","article-title":"Transformations and Resynthesis for Testability of RT-Ievel Control-datapath Specifications","volume":"1","author":"bhattacharya","year":"1993","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.32"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340161"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639622"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894231"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.12"},{"journal-title":"Proc International Test Conference","year":"2008","author":"karimi","key":"ref22"},{"journal-title":"The OpenRISC 1200 processor","year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009081"},{"journal-title":"SoC Encounter Cadence Inc","year":"0","key":"ref23"},{"key":"ref26","first-page":"771","article-title":"Gate Exhaustive Testing","author":"cho","year":"2005","journal-title":"Proc International Test Conference"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271091"}],"event":{"name":"2010 IEEE International Test Conference (ITC)","start":{"date-parts":[[2010,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2010,11,4]]}},"container-title":["2010 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5684496\/5699173\/05699266.pdf?arnumber=5699266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T14:45:15Z","timestamp":1497883515000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5699266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/test.2010.5699266","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}