{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:54Z","timestamp":1759147434787,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/test.2011.6139127","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:37:40Z","timestamp":1328027860000},"page":"1-10","source":"Crossref","is-referenced-by-count":30,"title":["Defect Oriented Testing for analog\/mixed-signal devices"],"prefix":"10.1109","author":[{"given":"Bram","family":"Kruseman","sequence":"first","affiliation":[]},{"given":"Bratislav","family":"Tasic","sequence":"additional","affiliation":[]},{"given":"Camelia","family":"Hora","sequence":"additional","affiliation":[]},{"given":"Jos","family":"Dohmen","sequence":"additional","affiliation":[]},{"given":"Hamidreza","family":"Hashempour","sequence":"additional","affiliation":[]},{"given":"Maikel","family":"van Beurden","sequence":"additional","affiliation":[]},{"given":"Yizi","family":"Xing","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1982.1085114"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597157"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670859"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1145\/157485.165008","article-title":"drafts: discretized analog circuit fault simulator","author":"nagi","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.568166"},{"key":"ref15","first-page":"244","article-title":"Fast, Robust DC and Transient Fault Simulation for Nonlinear Analogue Circuits","author":"yang","year":"1999","journal-title":"Proc IEEE Des Autom Test Eur Conf"},{"key":"ref16","first-page":"1385","article-title":"Concurrent Transient Fault Simulation for Analog Circuits","author":"hou","year":"2003","journal-title":"IEEE Tran on CAD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470319"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313254"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.1999.804205"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.93"},{"year":"2009","key":"ref3","article-title":"The International Technology Roadmap for Semiconductors, Test and Test Equipment"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557076"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MDT.1985.294793","article-title":"Inductive Fault Analysis of MOS integrated circuits","volume":"2","author":"chen","year":"1985","journal-title":"IEEE Design and Test of Computers"},{"key":"ref8","first-page":"61","article-title":"Reducing Analogue Fault-Simulation Time by Using High-Level Modeling in DOTSS for an Industrial Design","author":"fanq","year":"2001","journal-title":"Proc IEEE European Test Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917578"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2009.5158688"},{"key":"ref9","first-page":"191","article-title":"Efficient Methods of Fault Simulation","author":"temes","year":"1997","journal-title":"Proc Mid-West Symp Circuits Syst"},{"key":"ref1","first-page":"17","article-title":"Production Test Challenges for Highly Integrated Mobile Phone SoCs-A Case Study","author":"poehl","year":"2010","journal-title":"Proc of European Test Symp"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763065"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355741"},{"journal-title":"Numerical Recipes in C++ The Art of Scientific Computing","first-page":"456?461","year":"0","key":"ref21"},{"key":"ref24","first-page":"861","article-title":"Artificial parameter homotopy methods for the DC operating points problem","volume":"12?6","author":"melville","year":"1999","journal-title":"IEEE Trans CAD of Integrated Circuits and Systems"},{"article-title":"Introduction to Algorithms","year":"2002","author":"cormen","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297691"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/TEST.2001.966622","article-title":"Neighbor selection for variance reduction in IDDQ and other parametric data","author":"daasch","year":"2001","journal-title":"International Test Conf"}],"event":{"name":"2011 IEEE International Test Conference (ITC)","start":{"date-parts":[[2011,9,20]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2011,9,22]]}},"container-title":["2011 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6132473\/6139126\/06139127.pdf?arnumber=6139127","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T09:36:53Z","timestamp":1497951413000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6139127\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/test.2011.6139127","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}