{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:04:03Z","timestamp":1725523443267},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/test.2011.6139134","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:37:40Z","timestamp":1328027860000},"page":"1-10","source":"Crossref","is-referenced-by-count":2,"title":["Development of an ATE test cell for at-speed characterization and production testing"],"prefix":"10.1109","author":[{"given":"Jose","family":"Moreira","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"PCB Loadboard Design Challenges for Multi-Gigabit Devices in Automated Test Applications","author":"moreira","year":"2006","journal-title":"lEC Design Con"},{"article-title":"An Engineer's Guide to the Automated Testing of High Speed Interfaces","year":"2010","author":"moreira","key":"ref3"},{"key":"ref10","article-title":"Performance at the DUT: Techniques for Evaluating the Performance of an ATE system at the Device Under Test Socket","author":"barnes","year":"0","journal-title":"IEC Design Con 2008"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/APMC.2006.4429444"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387339"},{"article-title":"Signal and Power Integrity: Simplified","year":"2009","author":"bogatin","key":"ref5"},{"key":"ref12","article-title":"Jitter, Noise and Signal Integrity at High-Speed","author":"li","year":"2007","journal-title":"Prentice Hall"},{"key":"ref8","article-title":"PDN Design Challenges for ATE Test Fixtures","author":"moreira","year":"2011","journal-title":"IEC DesignCon"},{"key":"ref7","article-title":"Power Distribution Networks Design Methodologies","author":"novak","year":"2008","journal-title":"International Engineering Consortium"},{"journal-title":"Silicon Thermal","year":"0","key":"ref2"},{"key":"ref9","article-title":"Characterization and Focus Calibration of ATE systems for High-Speed Digital Applications","author":"moreira","year":"0","journal-title":"IEC Design Con 2009"},{"key":"ref1","article-title":"Addressing the Challenges an at-Speed Production Test Cell for 10Gb\/s Wafer Probing","author":"moreira","year":"2005","journal-title":"IEC Design Con'0"}],"event":{"name":"2011 IEEE International Test Conference (ITC)","start":{"date-parts":[[2011,9,20]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2011,9,22]]}},"container-title":["2011 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6132473\/6139126\/06139134.pdf?arnumber=6139134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:39:59Z","timestamp":1490110799000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6139134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/test.2011.6139134","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}