{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:38:38Z","timestamp":1729651118293,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/test.2011.6139136","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:37:40Z","timestamp":1328027860000},"page":"1-10","source":"Crossref","is-referenced-by-count":1,"title":["Online timing variation tolerance for digital integrated circuits"],"prefix":"10.1109","author":[{"given":"Guihai","family":"Yan","sequence":"first","affiliation":[]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364449"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700619"},{"key":"ref31","first-page":"328","article-title":"Toward hardware-redundant, fault-tolerant logic for nanoelectronics","volume":"22","author":"han","year":"2005","journal-title":"IEEE-DTC"},{"key":"ref30","first-page":"43","article-title":"Ro-bust system design with built-in soft-error resilience","author":"mitra","year":"2005","journal-title":"Com-puter"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.661212"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859902"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403460"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594334"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"ref12","article-title":"Revivenet: A self-adaptive architecture for improving lifetime reliability via localized timing adaptation","author":"yan","year":"2011","journal-title":"IEEE Transctions on Computers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.35"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2007.01.063"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"ref18","first-page":"520","article-title":"Exploiting structural duplication for lifetime reliability enhance-ment","author":"srinivasan","year":"2005","journal-title":"ISCA '05"},{"key":"ref19","first-page":"353","article-title":"A proactive wearout recovery approach for exploiting microarchitec-tural redundancy to extend cache sram lifetime","author":"shin","year":"2008","journal-title":"ISCA '08"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310781"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"1047","DOI":"10.1145\/1146909.1147172","article-title":"Modeling and minimization of pmos nbti effect for robust nanometer design","author":"vattikonda","year":"2006","journal-title":"DAC'06"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123012"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.486086"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref5","first-page":"496","article-title":"A unified online fault detection scheme via checking of stability violation","author":"yan","year":"2009","journal-title":"DATE '09"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref7","article-title":"Svfd: a versatile online fault detection scheme via checking of stability violation","author":"yan","year":"2010","journal-title":"TVLSI"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.122"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929948"},{"journal-title":"Tech Rep","article-title":"Process integration, devices, and structures","year":"2007","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816025"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1145\/775832.775920","article-title":"Parameter variations and impact on circuits and microarchitecture","author":"borkar","year":"2003","journal-title":"DAC'03"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375188"},{"key":"ref23","first-page":"78","article-title":"Techniques for multicore thermal management: Classification and new exploration","author":"donald","year":"2006","journal-title":"ISCA '06"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197745"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"}],"event":{"name":"2011 IEEE International Test Conference (ITC)","start":{"date-parts":[[2011,9,20]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2011,9,22]]}},"container-title":["2011 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6132473\/6139126\/06139136.pdf?arnumber=6139136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T09:36:53Z","timestamp":1497951413000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6139136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/test.2011.6139136","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}