{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T00:12:58Z","timestamp":1723680778058},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/test.2011.6139139","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:37:40Z","timestamp":1328027860000},"source":"Crossref","is-referenced-by-count":28,"title":["Smart diagnosis: Efficient board-level diagnosis and repair using artificial neural networks"],"prefix":"10.1109","author":[{"given":"Zhaobo","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhanglei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyuan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinli","family":"Gu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"173","article-title":"Optimized reasoning-based diagnosis for non-random, board-level, production defects","author":"farrill","year":"2005","journal-title":"IEEE International Test Conference"},{"key":"ref11","first-page":"115","article-title":"Experience in using neural networks for electronic diagnosis","author":"totton","year":"1991","journal-title":"International Conference of Artifical Neural Networks"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584056"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297705"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706919"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1996.549057"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/5326.971655"},{"key":"ref17","year":"1998","journal-title":"Artificial Intelligence Structures and Strategies for Complex Problem Solving"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2004.1351288"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469569"},{"key":"ref4","article-title":"Defect coverage of Boundary-Scan test: What does it mean when a Boundary-Scan test passes?","author":"parker","year":"2003","journal-title":"IEEE International Test Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583975"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387332"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.78"},{"key":"ref7","first-page":"38","article-title":"Chip-level diagnostic strategy for full-scan designs with multiple faults","author":"lin","year":"2003","journal-title":"IEEE Asian Test Symposium"},{"key":"ref2","first-page":"525","article-title":"Realizing high test quality goals with smart test resource usage","author":"gu","year":"2004","journal-title":"IEEE International Test Conference"},{"key":"ref9","article-title":"A practical perspective on reducing ASIC NTFs","author":"conroy","year":"2006","journal-title":"IEEE International Test Conference"},{"key":"ref1","first-page":"1","article-title":"Design for board and system level structural test and diangosis","author":"vo","year":"2006","journal-title":"IEEE International Test Conference"},{"key":"ref20","author":"zornetzer","year":"1990","journal-title":"An Introduction to Neural and Electronic Networks"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1991.170663"},{"key":"ref21","article-title":"Neural network toolbox","year":"0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1080\/02757259209532159"},{"key":"ref23","author":"haykin","year":"2008","journal-title":"Neural Networks and Learning Machines"},{"key":"ref26","article-title":"Physical-defect modeling and optimization for fault-insertion test","author":"zhang","year":"2011","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355715"}],"event":{"name":"2011 IEEE International Test Conference (ITC)","location":"Anaheim, CA, USA","start":{"date-parts":[[2011,9,20]]},"end":{"date-parts":[[2011,9,22]]}},"container-title":["2011 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6132473\/6139126\/06139139.pdf?arnumber=6139139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:47:22Z","timestamp":1490089642000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6139139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/test.2011.6139139","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}