{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:12:28Z","timestamp":1747807948183},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/test.2011.6139147","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T21:37:40Z","timestamp":1328045860000},"page":"1-10","source":"Crossref","is-referenced-by-count":8,"title":["Logic BIST silicon debug and volume diagnosis methodology"],"prefix":"10.1109","author":[{"given":"M. Enamul","family":"Amyeen","sequence":"first","affiliation":[]},{"given":"Andal","family":"Jayalakshmi","sequence":"additional","affiliation":[]},{"given":"Srikanth","family":"Venkataraman","sequence":"additional","affiliation":[]},{"given":"Sundar V.","family":"Pathy","sequence":"additional","affiliation":[]},{"given":"Ewe C.","family":"Tan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270905"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894231"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270848"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.444.0583"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/5.883316"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.53"},{"key":"ref3","article-title":"Signature Based Diagnosis for Logic BIST","author":"cheng","year":"2007","journal-title":"IEEE International Test Conference"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/54.902819","author":"venkataraman","year":"2001","journal-title":"IEEE Design & Test of Computers"},{"journal-title":"Digital System Testing and Testable Design","year":"1990","author":"abramovici","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557118"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480011"},{"key":"ref2","first-page":"132","article-title":"Using Scan Based Techniques for Fault Isolation in Logic Devices","author":"crowell","year":"2004","journal-title":"Microelectronics Failure Analysis"},{"key":"ref1","article-title":"ATPG versus Logic BIST - Now and in the Future","author":"butler","year":"2001","journal-title":"International Test Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966662"}],"event":{"name":"2011 IEEE International Test Conference (ITC)","start":{"date-parts":[[2011,9,20]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2011,9,22]]}},"container-title":["2011 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6132473\/6139126\/06139147.pdf?arnumber=6139147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T13:36:52Z","timestamp":1497965812000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6139147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/test.2011.6139147","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}