{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:31:34Z","timestamp":1729621894224,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/test.2011.6139152","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T21:37:40Z","timestamp":1328045860000},"page":"1-8","source":"Crossref","is-referenced-by-count":9,"title":["Lithography aware critical area estimation and yield analysis"],"prefix":"10.1109","author":[{"given":"Priyamvada","family":"Vijayakumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikram B.","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Lithographic aerial image simulation with FPGA based hardware acceleration","author":"jason","year":"2008","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/66.382276"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/43.920683"},{"year":"0","key":"ref30"},{"key":"ref36","article-title":"Evaluating yield and testing impact of sub-wavelength lithography","author":"blanton","year":"2010","journal-title":"28th VLSI Test Symposium (VTS)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/66.554485"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2017652"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.1999.808747"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270225"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2002.1001579"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2010.5551419"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2000.993646"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2005.1513344"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1727","DOI":"10.1109\/T-ED.1985.22187","article-title":"role of defect size distribution in yield modeling","volume":"32","author":"ferris-prabhu","year":"1985","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1117\/12.598059","article-title":"Considerations for the use of defocus models for OPC","author":"sturtevant","year":"2005","journal-title":"Proc SPIE 5756"},{"article-title":"Fundamental Principles of Optical Lithography","year":"2008","author":"mack","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196111"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055184"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.277291"},{"year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270182"},{"key":"ref6","article-title":"Fault Tolerant Systems","author":"koren","year":"2007","journal-title":"Morgan Kaufmann"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.67"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICWSI.1992.171820"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1117\/12.209274","article-title":"Yield modeling and enhancement for optical lithography","volume":"2440","author":"charrier","year":"1995","journal-title":"Proc SPIE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700576"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386963"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090693"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2010","key":"ref1"},{"journal-title":"Fast optical and process proximity correction algorithms for integrated circuit manufacturing","year":"1998","author":"cobb","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2017652"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065678"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12619"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1147\/rd.284.0461"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379273"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1147\/rd.285.0636"}],"event":{"name":"2011 IEEE International Test Conference (ITC)","start":{"date-parts":[[2011,9,20]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2011,9,22]]}},"container-title":["2011 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6132473\/6139126\/06139152.pdf?arnumber=6139152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T13:36:53Z","timestamp":1497965813000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6139152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/test.2011.6139152","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}