{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:13:31Z","timestamp":1730301211225,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/test.2011.6139153","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T21:37:40Z","timestamp":1328045860000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Using well\/substrate bias manipulation to enhance voltage-test-based defect detection"],"prefix":"10.1109","author":[{"given":"Anne","family":"Gattiker","sequence":"first","affiliation":[]},{"given":"Phil","family":"Nigh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Reducing Power Using Body Biasing in Microprocessors With Dynamic Voltage\/Frequency Scaling","year":"2010","author":"bonnoit","key":"ref10"},{"key":"ref11","article-title":"Deep Sub-Micron IDDQ Testing Options","author":"sachdev","year":"1996","journal-title":"International Test Conference"},{"key":"ref12","first-page":"1051","article-title":"Multiple-parameter CMOS IC Testing with Increased Sensitivity for IDDQ","author":"keshavarzi","year":"2000","journal-title":"International Test Conference"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387401"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966732"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470686"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510876"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011113"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.982427"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2059310"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929773"},{"key":"ref6","article-title":"Forward Body Bias for Microprocessors in 130-nm Technology Generation and Beyond","volume":"38","author":"narenda","year":"2003","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041819"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803957"},{"key":"ref8","article-title":"Parameter Variation and Impact on Circuits and Microarchitecture","author":"borkar","year":"2003","journal-title":"Conference on Design Automation"},{"key":"ref7","article-title":"Threshold-Voltage Balance for Minimum supply Operation [LV CMOS Chips]","volume":"38","author":"ono","year":"2003","journal-title":"IEEE IEEE Journal of Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.962279"},{"key":"ref9","article-title":"Power Reduction Using LongRun2 in Transmeta's Efficieon Processor","author":"ditzel","year":"2006","journal-title":"Spring Processor Forum"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379721"},{"key":"ref20","first-page":"270","article-title":"Fundamentals of Modern VLSI Devices","volume":"185","author":"taur","year":"1998"},{"key":"ref22","first-page":"344","article-title":"Testing Oriented Analysis of CMOS ICs with Opens","author":"maly","year":"1998","journal-title":"Int Conf on Computer-Aided Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519713"},{"key":"ref24","article-title":"Multiple-Detect ATPG Based on Physical Neighborhoods","author":"nelson","year":"2006","journal-title":"Design Automation Conference"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600299"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/54.902820"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766675"}],"event":{"name":"2011 IEEE International Test Conference (ITC)","start":{"date-parts":[[2011,9,20]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2011,9,22]]}},"container-title":["2011 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6132473\/6139126\/06139153.pdf?arnumber=6139153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T19:25:33Z","timestamp":1490124333000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6139153\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/test.2011.6139153","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}