{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:41:35Z","timestamp":1776530495594,"version":"3.51.2"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/test.2011.6139163","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:37:40Z","timestamp":1328027860000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Test clock domain optimization for peak power supply noise reduction during scan"],"prefix":"10.1109","author":[{"given":"Jen-Yang","family":"Wen","sequence":"first","affiliation":[]},{"given":"Yu-Chuan","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Min-Hong","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Kuan-Yu","family":"Liao","sequence":"additional","affiliation":[]},{"given":"James C.-M.","family":"Li","sequence":"additional","affiliation":[]},{"given":"Ming-Tung","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Min-Hsiu","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Chih-Mou","family":"Tseng","sequence":"additional","affiliation":[]},{"given":"Hung-Chun","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"49","article-title":"Low Power Serial Built-in Self Test","author":"hertwig","year":"1998","journal-title":"Proceedings of 3rd European Test Workshop"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829797"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893666"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923456"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990291"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181690"},{"key":"ref17","first-page":"156","article-title":"On reducing peak current and power during test","author":"li","year":"2005","journal-title":"Proceedings of the IEEE Symposium on VLSI"},{"key":"ref18","article-title":"Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs","author":"remersaro","year":"2006","journal-title":"Proceedings of IEEE International Test Conference"},{"key":"ref19","article-title":"Low-Capture-Power Test Generation for Scan- Based At-Speeding Testing","author":"wen","year":"2005","journal-title":"Proceedings of IEEE International Test Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269036"},{"key":"ref6","first-page":"1","article-title":"Capture and Shift Toggle Reduction (CASTR) ATPG to Minimize Peak Power Supply Noise","author":"lin","year":"2008","journal-title":"Proceedings of IEEE International Test Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20070088"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref7","article-title":"On Low-Capture- Power test Generation for Scan Testing","author":"wen","year":"2005","journal-title":"Proceeding of the 23th VLSI Test Symposium"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.52"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011129"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.34"},{"key":"ref22","first-page":"1171","article-title":"Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation","author":"lee","year":"2008","journal-title":"Proceedings of Design Automation and Test in Europe"},{"key":"ref21","article-title":"Critical-path-aware X-filling for Effective IR-drop Reduction in At-speed Scan Testing","author":"wen","year":"2007","journal-title":"Proceedings of IEEE\/ACM Design Automation Conference"},{"key":"ref23","article-title":"Method for adjusting clock domain during layout of integrated circuit and associated computer readable medium","year":"0","journal-title":"Taiwan US patent application"}],"event":{"name":"2011 IEEE International Test Conference (ITC)","location":"Anaheim, CA, USA","start":{"date-parts":[[2011,9,20]]},"end":{"date-parts":[[2011,9,22]]}},"container-title":["2011 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6132473\/6139126\/06139163.pdf?arnumber=6139163","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:17:38Z","timestamp":1490109458000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6139163\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/test.2011.6139163","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}