{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:56:24Z","timestamp":1747810584786,"version":"3.28.0"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/test.2011.6139169","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:37:40Z","timestamp":1328027860000},"page":"1-10","source":"Crossref","is-referenced-by-count":3,"title":["Optimal manufacturing flow to determine minumum operating voltage"],"prefix":"10.1109","author":[{"given":"Sreejit","family":"Chakravarty","sequence":"first","affiliation":[]},{"given":"Binh","family":"Dang","sequence":"additional","affiliation":[]},{"given":"Darcy","family":"Escovedo","sequence":"additional","affiliation":[]},{"given":"A. J.","family":"Haas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"249","article-title":"Power minimization by clock root gating","author":"qi","year":"2003","journal-title":"Proceedings of the ASP-DAC"},{"key":"ref38","first-page":"218","article-title":"Design optimizations of a high performance microprocessor using combinations of dual-VT allocation and transistor sizing","author":"tschanz","year":"2002","journal-title":"Proc Symp VLSL"},{"key":"ref33","article-title":"A Simple Approach to Diagnose Localized Thermal and IR Drop Effects on a Microprocessor Core Using On- Chip Synthesizable Ring Oscillators","author":"parris","year":"2004","journal-title":"Proceedings of the First Silicon Debug and Diagnosis Workshop Session 3 1"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"715","DOI":"10.1109\/43.924825","article-title":"Gated clock routing for low power microprocessor design","volume":"20","author":"oh","year":"2001","journal-title":"IEEE Trans Computer-Aided Design"},{"article-title":"Minimization of Dynamic and Static Power Through Joint Assignment of Threshold Voltages and Sizing Optimization","year":"0","author":"david","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479713"},{"key":"ref37","first-page":"436","article-title":"Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing","author":"sirichotiyakul","year":"1999","journal-title":"Design Automation Conference"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/92.994980"},{"key":"ref35","article-title":"Energy-Delay Tradeoffs in Combinational Logic using Gate Sizing and Supply Voltage Optimization","author":"stojanovic","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583984"},{"key":"ref10","article-title":"An Effective Algorithm for Gate-Level Power-Delay Tradeoff Using Two Voltages","author":"chen","year":"1999","journal-title":"International Conference on Computer Design"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289076"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.49"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/ISVLSI.2007.76","article-title":"Overdrive Power-Gating Techniques for Total Power Minimization","author":"drazdziulis","year":"2007","journal-title":"Proc IEEE computer society annual symposium"},{"key":"ref13","article-title":"Application of Ring Oscillators to Characterize Transmission Lines in VLSI Circuits","volume":"18","author":"lohit","year":"1995","journal-title":"IEEE Trans Compon Packaging Manufact Technol Part B"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"key":"ref15","first-page":"176","article-title":"Challenges in Clock-gating for a Low Power ASIC Methodology","author":"garrett","year":"1999","journal-title":"Proc International Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"ref17","first-page":"869","article-title":"Voltage Setup Problem for Embedded Systems With Multiple Voltages","volume":"13","author":"hua","year":"0","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264997"},{"key":"ref19","article-title":"The Intel Random Number Generator","author":"benjamin","year":"0","journal-title":"White Paper"},{"key":"ref28","first-page":"20","article-title":"Logic product speed evaluation and forecasting during the early phases of process technology development using ring oscillator data","author":"linda","year":"1997","journal-title":"2nd International Workshop on Statistical Metrology"},{"key":"ref4","first-page":"35","article-title":"Methods for True Power Minimization","author":"brodersen","year":"2002","journal-title":"International Conference on Computer-Aided Design"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.179198"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387387"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393952"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"ref8","first-page":"p66\/1","article-title":"Energy minimization for dynamic supply voltage scaling using data dependent voltage level selection","author":"chandrasena","year":"2000","journal-title":"Third IEEE International Caracas Conference on Devices Circuits and Systems"},{"key":"ref7","first-page":"109","article-title":"A completely on-chip voltage regulation technique for low power digital circuits","author":"carley","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref2","first-page":"334","article-title":"Low-power Fanout Optimization Using MTCMOS and Multi-Vt Techniques","author":"amelifard","year":"0","journal-title":"ISPLED '06"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.645070"},{"key":"ref1","first-page":"1","article-title":"Characterize Predicted vs Actual IR Drop in a Chip Using Scan Clocks","author":"zahi","year":"2006","journal-title":"IEEE International Test Conference"},{"key":"ref20","article-title":"Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors","author":"kamik","year":"2002","journal-title":"Design Automation Conference"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669476"},{"key":"ref21","first-page":"163","article-title":"Dynamic VTH Scaling Scheme for Active Leakage Power Reduction","author":"kim","year":"2002","journal-title":"In proceedings of European Design and Test Conference"},{"key":"ref42","first-page":"21","article-title":"Fast techniques for standby leakage reduction in MTCMOS circuits","author":"wang","year":"2004","journal-title":"IEEE SOC"},{"key":"ref24","first-page":"253","article-title":"New MPEG2 decoder architecture using frequency scaling","author":"kim","year":"1996","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309974"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.661211"},{"key":"ref26","first-page":"204","article-title":"On the Interplay of Voltage\/Frequency Scaling and Device Power Management for Frame-based Real-Time Embedded Applications","author":"yongpan","year":"0","journal-title":"ISQED'07"},{"key":"ref43","first-page":"166","article-title":"Unified Methodology for Resolving Power- Performance Tradeoffs at the Micro-architectural and Circuit Levels","author":"zyban","year":"2002","journal-title":"Proc ISLPED"},{"key":"ref25","first-page":"8","article-title":"Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits","author":"kwong","year":"2006","journal-title":"International Symposium on Low Power Electronics and Design"}],"event":{"name":"2011 IEEE International Test Conference (ITC)","start":{"date-parts":[[2011,9,20]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2011,9,22]]}},"container-title":["2011 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6132473\/6139126\/06139169.pdf?arnumber=6139169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T09:36:53Z","timestamp":1497951413000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6139169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/test.2011.6139169","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}