{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:16:08Z","timestamp":1729660568747,"version":"3.28.0"},"reference-count":51,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/test.2011.6139170","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:37:40Z","timestamp":1328027860000},"page":"1-9","source":"Crossref","is-referenced-by-count":14,"title":["EDT channel bandwidth management in SoC designs with pattern-independent test access mechanism"],"prefix":"10.1109","author":[{"given":"J.","family":"Janicki","sequence":"first","affiliation":[]},{"given":"J.","family":"Tyszer","sequence":"additional","affiliation":[]},{"given":"A.","family":"Dutta","sequence":"additional","affiliation":[]},{"given":"M.","family":"Kassab","sequence":"additional","affiliation":[]},{"given":"G.","family":"Mrugalski","sequence":"additional","affiliation":[]},{"given":"N.","family":"Mukherjee","sequence":"additional","affiliation":[]},{"given":"J.","family":"Rajski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834228"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244140"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"key":"ref31","first-page":"46","article-title":"Thermal-aware testing of network-on-chip using multiple clocking","author":"liu","year":"2006","journal-title":"Proc VTS"},{"key":"ref30","first-page":"1369","article-title":"Test scheduling for network-on-chip with BIST and precedence con-straints","author":"liu","year":"2004","journal-title":"Proc LTC"},{"key":"ref37","first-page":"1203","article-title":"IEEE P 1500-compliant test wrapper design for hierarchical cores","author":"sehgal","year":"2004","journal-title":"Proc LTC"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917974"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469593"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907276"},{"key":"ref28","first-page":"385","article-title":"An integrated framework for the design and optimization of SOC test solutions","volume":"18","author":"larsson","year":"2002","journal-title":"JETTA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871757"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299265"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.48"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810737"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253794"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1252857"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.43"},{"key":"ref23","article-title":"Dynamic channel allocation for higher EDT compression in SoC designs","author":"janicki","year":"2010","journal-title":"Proc LTC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029648"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804382"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364564"},{"key":"ref51","first-page":"325","article-title":"SoC test scheduling using simulated annealing","author":"zou","year":"2003","journal-title":"Proc VTS"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.169"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584076"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347617"},{"key":"ref13","article-title":"A heuristic for thermal-safe SoC test scheduling","author":"he","year":"2007","journal-title":"Proc LTC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.65"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1137\/0202019"},{"key":"ref16","first-page":"74","article-title":"Opti-mal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm","author":"huang","year":"2002","journal-title":"Proc LTC"},{"key":"ref17","first-page":"8","article-title":"Test scheduling for modular SOCs in an abort-on-fail environment","author":"ingelsson","year":"2004","journal-title":"Proc ETS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.801102"},{"key":"ref19","first-page":"213","article-title":"Test wrapper and test access mechanism co-optimization for sys-tem-on-chip","volume":"18","author":"iyengar","year":"2002","journal-title":"JETTA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842816"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810784"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.807895"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1145\/277044.277190","article-title":"A fast and low cost testing technique for core-based system-on-chip","author":"ghosh","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.42"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847893"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700553"},{"key":"ref46","first-page":"1196","article-title":"Time\/area tradeoffs in testing hierarchical SOCs with hard mega-cores","author":"xu","year":"2004","journal-title":"Proc LTC"},{"key":"ref45","first-page":"100","article-title":"U sing a distributed rectangle bin-packing approach for core-based SoC test scheduling with power constraints","author":"xi a","year":"2003","journal-title":"Proc ICCAD"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.15"},{"key":"ref47","first-page":"2","article-title":"Multi-frequency test access mechanism design for modular SoC testing","author":"xu","year":"2004","journal-title":"Proc ATS"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844311"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.41"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021731"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599435"}],"event":{"name":"2011 IEEE International Test Conference (ITC)","start":{"date-parts":[[2011,9,20]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2011,9,22]]}},"container-title":["2011 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6132473\/6139126\/06139170.pdf?arnumber=6139170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T09:36:54Z","timestamp":1497951414000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6139170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":51,"URL":"https:\/\/doi.org\/10.1109\/test.2011.6139170","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}