{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:14:15Z","timestamp":1742382855731},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/test.2011.6139171","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:37:40Z","timestamp":1328027860000},"page":"1-9","source":"Crossref","is-referenced-by-count":21,"title":["A novel Test Access Mechanism for failure diagnosis of multiple isolated identical cores"],"prefix":"10.1109","author":[{"given":"Manish","family":"Sharma","sequence":"first","affiliation":[]},{"given":"Avijit","family":"Dutta","sequence":"additional","affiliation":[]},{"given":"Wu-Tung","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Brady","family":"Benware","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Kassab","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Testing of Vega 2, a Chip Multi-Processor with Spare Processors","author":"makar","year":"0","journal-title":"Proc of Intl Test Conf Paper 1"},{"key":"ref11","article-title":"Test Access Mechanisms for Multiple Identical Cores","author":"giles","year":"0","journal-title":"International Test Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923452"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966641"},{"key":"ref14","first-page":"204","article-title":"Compactor Independent Direct Diag-nosis","author":"cheng","year":"0","journal-title":"Proc Asian Test Symposium"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297720"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.14"},{"key":"ref4","first-page":"726","article-title":"A Scalable, Low Cost Design-fortest architecture for UltraSPARC Chip Multi-Processors","author":"parulkar","year":"0","journal-title":"Proc of International Test Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355530"},{"key":"ref6","article-title":"Testing of the UltraSPARC T1 Microprocessor and Its Challenges","author":"tan","year":"0","journal-title":"Proc of International Test Conference Paper 16 1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583967"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref7","article-title":"Design for Testability Features of the SUN Microsystems Niagara2 CMP-CMT SP ARC Chip","author":"molyneaux","year":"0","journal-title":"Proc IEEE International Test Conference Paper 2 1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.14"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.780879"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"}],"event":{"name":"2011 IEEE International Test Conference (ITC)","start":{"date-parts":[[2011,9,20]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2011,9,22]]}},"container-title":["2011 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6132473\/6139126\/06139171.pdf?arnumber=6139171","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:13:50Z","timestamp":1490109230000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6139171\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/test.2011.6139171","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}