{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:07:38Z","timestamp":1747886858647,"version":"3.41.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/test.2012.6401531","type":"proceedings-article","created":{"date-parts":[[2013,1,10]],"date-time":"2013-01-10T00:26:46Z","timestamp":1357777606000},"page":"1-10","source":"Crossref","is-referenced-by-count":6,"title":["Integrated optimization of semiconductor manufacturing: A machine learning approach"],"prefix":"10.1109","author":[{"given":"Nathan","family":"Kupp","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Yale University, New Haven, CT 06511"}]},{"given":"Yiorgos","family":"Makris","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, The University of Texas at Dallas, Richardson, TX 75080"}]}],"member":"263","reference":[{"volume-title":"Thing-model-view-editor \u2013 an example from a planningsystem","author":"Reenskaug","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1232241"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.143"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699241"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.875320"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-6361-9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.277"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2066630"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907232"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2440-0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/66.29679"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601947"},{"volume-title":"Method for using an alternate performance test to reduce test time and improve manufacturing yield","year":"2005","author":"Voorakaranam","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2016136"},{"key":"ref15","article-title":"NIPS","volume-title":"Laplacian Score for Feature Selection","author":"He","year":"2005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090931"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/3206.001.0001"},{"key":"ref18","first-page":"817","article-title":"A general framework for spatial correlation modeling in VLSI design","volume-title":"Proc. of Design Automation Conference","author":"Liu"}],"event":{"name":"2012 IEEE International Test Conference (ITC)","start":{"date-parts":[[2012,11,5]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2012,11,8]]}},"container-title":["2012 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387511\/6401510\/06401531.pdf?arnumber=6401531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:26:58Z","timestamp":1747805218000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6401531\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/test.2012.6401531","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}