{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:08:12Z","timestamp":1747886892125,"version":"3.41.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/test.2012.6401534","type":"proceedings-article","created":{"date-parts":[[2013,1,10]],"date-time":"2013-01-10T00:26:46Z","timestamp":1357777606000},"page":"1-9","source":"Crossref","is-referenced-by-count":3,"title":["The DFT challenges and solutions for the ARM\u00ae Cortex\u2122-A15 Microprocessor"],"prefix":"10.1109","author":[{"given":"Teresa","family":"McLaurin","sequence":"first","affiliation":[{"name":"ARM Austin, Texas USA"}]},{"given":"Frank","family":"Frederick","sequence":"additional","affiliation":[{"name":"ARM Austin, Texas USA"}]},{"given":"Rich","family":"Slobodnik","sequence":"additional","affiliation":[{"name":"ARM Austin, Texas USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041825"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297637"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437561"},{"key":"ref4","article-title":"\u2018Wrap\u2019 Your Cores to Enable SoC Test","volume-title":"EE Design","author":"McLaurin","year":"2004"},{"key":"ref4a","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700553"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512784"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743167"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-34609-0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297638"},{"author":"McLaurin","key":"ref9","article-title":"Delay Wrapper Register Requiring Only One Register and One Scan Enable"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2005.96465"},{"key":"ref11","article-title":"Memory BIST for shared-bus applications","volume-title":"Test and Measurement World","author":"Press","year":"2012"}],"event":{"name":"2012 IEEE International Test Conference (ITC)","start":{"date-parts":[[2012,11,5]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2012,11,8]]}},"container-title":["2012 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387511\/6401510\/06401534.pdf?arnumber=6401534","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:56:45Z","timestamp":1747807005000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6401534\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/test.2012.6401534","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}