{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T15:20:52Z","timestamp":1782314452627,"version":"3.54.5"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/test.2012.6401550","type":"proceedings-article","created":{"date-parts":[[2013,1,9]],"date-time":"2013-01-09T19:26:46Z","timestamp":1357759606000},"page":"1-8","source":"Crossref","is-referenced-by-count":28,"title":["Functional test of small-delay faults using SAT and Craig interpolation"],"prefix":"10.1109","author":[{"given":"Matthias","family":"Sauer","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stefan","family":"Kupferschmid","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexander","family":"Czutro","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ilia","family":"Polian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sudhakar","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.2307\/2963593"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"key":"36","first-page":"1","article-title":"Interpolation and sat-based model checking","author":"mcmillan","year":"2003","journal-title":"International Conference on Computer-Aided Verification"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"33","article-title":"Satatpg using preferences for improved detection of complex defect mechanisms","volume":"2012","author":"czutro","year":"0","journal-title":"VLSI Test Symp"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25661"},{"key":"34","article-title":"Multi-conditional satatpg for power-droop testing","author":"czutro","year":"2012","journal-title":"European Test Symp"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264743"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470604"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70215"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.15"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-011-0122-4"},{"key":"11","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/OLT.2004.1319691","article-title":"Scan design and secure chip","author":"h?ely","year":"2004","journal-title":"Int On-Line Testing Symp"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.101"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193787"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2000.873786"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/12.247839"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260982"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/43.275352"},{"key":"41","first-page":"108","article-title":"Checking safety properties using induction and a sat-solver","author":"sheeran","year":"2000","journal-title":"Int'l Conference on Formal Methods in Computer-Aided Design"},{"key":"40","first-page":"93","article-title":"Bounded model checking using satisfiability solving","author":"clarke","year":"2001","journal-title":"Journal of Formal Methods in System Design"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/43.511578"},{"key":"23","first-page":"456","article-title":"Mix: A test generation system for synchronous sequential circuits","author":"lin","year":"1998","journal-title":"Int'l Conf on VLSI Design"},{"key":"24","doi-asserted-by":"crossref","first-page":"1080","DOI":"10.1109\/TCAD.2003.814953","article-title":"Proptest: A property-based test generator for synchronous sequential circuits","volume":"22","author":"guo","year":"2003","journal-title":"IEEE Trans on CAD"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011193725824"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915025"},{"key":"27","first-page":"617","article-title":"On random pattern generation with the selfish gene algorithm for testing digital sequential circuits","author":"zhang","year":"2004","journal-title":"Proceedings - International Test Conference"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.146"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783055"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"10","author":"mueller","year":"2002","journal-title":"Method of Protecting a Circuit Arrangement for Processing Data"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923107"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/54.107201"},{"key":"6","first-page":"753","article-title":"Security as a new dimension in embedded system design","author":"kocher","year":"2004","journal-title":"IEEE Design Automation Conference"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.43"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260985"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-009-0124-7"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030445"},{"key":"9","author":"sourgen","year":"1993","journal-title":"Security Locks for Integrated Circuits"},{"key":"8","first-page":"339","article-title":"Scan based side channel attack on dedicated hardware implementations of data encryption standard","volume":"2004","author":"yang","year":"0","journal-title":"Test Conference 2004 Proceedings ITC 2004 International"}],"event":{"name":"2012 IEEE International Test Conference (ITC)","location":"Anaheim, CA, USA","start":{"date-parts":[[2012,11,5]]},"end":{"date-parts":[[2012,11,8]]}},"container-title":["2012 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387511\/6401510\/06401550.pdf?arnumber=6401550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T01:26:00Z","timestamp":1498008360000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6401550\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/test.2012.6401550","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}