{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:23:04Z","timestamp":1766269384436,"version":"3.41.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/test.2012.6401565","type":"proceedings-article","created":{"date-parts":[[2013,1,10]],"date-time":"2013-01-10T00:26:46Z","timestamp":1357777606000},"page":"1-9","source":"Crossref","is-referenced-by-count":50,"title":["On modeling faults in FinFET logic circuits"],"prefix":"10.1109","author":[{"given":"Yuxi","family":"Liu","sequence":"first","affiliation":[{"name":"CUhk REliable Computing Laboratory (CURE), Department of Computer Science & Engineering, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong"}]},{"given":"Qiang","family":"Xu","sequence":"additional","affiliation":[{"name":"CUhk REliable Computing Laboratory (CURE), Department of Computer Science & Engineering, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818336"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.823848"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175825"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114102"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894222"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/test.1988.207872"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2010.5510927"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169807"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601953"},{"journal-title":"2nd US-Korea NanoForum","article-title":"Fabrication and characterization of bulk Fin-FETs for future nano-scale CMOS technology","author":"Lee","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.21839"},{"key":"ref15","first-page":"148","article-title":"Modeling of spot defects in MOS transistors","volume-title":"International Test Conference (ITC)","author":"Sytrzycki"}],"event":{"name":"2012 IEEE International Test Conference (ITC)","start":{"date-parts":[[2012,11,5]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2012,11,8]]}},"container-title":["2012 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387511\/6401510\/06401565.pdf?arnumber=6401565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:46:36Z","timestamp":1747806396000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6401565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2012.6401565","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}