{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:13:42Z","timestamp":1730301222415,"version":"3.28.0"},"reference-count":44,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/test.2012.6401568","type":"proceedings-article","created":{"date-parts":[[2013,1,10]],"date-time":"2013-01-10T00:26:46Z","timestamp":1357777606000},"page":"1-8","source":"Crossref","is-referenced-by-count":8,"title":["Scan test of die logic in 3D ICs using TSV probing"],"prefix":"10.1109","author":[{"given":"Brandon","family":"Noia","sequence":"first","affiliation":[]},{"given":"Shreepad","family":"Panth","sequence":"additional","affiliation":[]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687434"},{"year":"0","key":"35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512787"},{"year":"0","key":"36"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699219"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306594"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306532"},{"year":"0","key":"34"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550080"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.57"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783750"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139179"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490889"},{"key":"12","article-title":"Pre-bond probing of tsvs in 3d stacked ics\", submitted after minor revisions to","volume":"2012","author":"noia","year":"0","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090661"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157164"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"41","first-page":"1","article-title":"Probe card tutorial","author":"weeden","year":"2003","journal-title":"Keithley Instruments Inc"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/IEMT.2008.5507796"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484642"},{"key":"22","article-title":"Comparing through-silicon-via (tsv) void\/pinhole defect self-test methods","author":"lou","year":"2010","journal-title":"Informal Proc International 3D-Test Workshop"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/54.20385"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499317"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/84.749401"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/84.623113"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2010.5702622"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898655"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139180"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347939"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1994.tb00576.x"},{"key":"1","first-page":"130","article-title":"8gb 3d ddr3 dram using through-silicon-via technology","author":"kang","year":"2009","journal-title":"Proc Int l Solid-States Circuits Conf (ISSCC)"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.037"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437621"},{"key":"6","article-title":"Electrical tests for three-dimensional ics (3dics) with tsvs","author":"chen","year":"2010","journal-title":"Informal Proc International Test Conference 3D-Test Workshop"},{"key":"32","article-title":"Trends in test\", keynote talk presented at","author":"lee","year":"2010","journal-title":"IEEE Asian Test Symposium"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"journal-title":"Semiconductor Device with Through Substrate Vias","year":"2011","author":"rahman","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654255"}],"event":{"name":"2012 IEEE International Test Conference (ITC)","start":{"date-parts":[[2012,11,5]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2012,11,8]]}},"container-title":["2012 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387511\/6401510\/06401568.pdf?arnumber=6401568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:06:36Z","timestamp":1490205996000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6401568\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/test.2012.6401568","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}