{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:25:12Z","timestamp":1762251912219,"version":"3.41.0"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/test.2012.6401569","type":"proceedings-article","created":{"date-parts":[[2013,1,10]],"date-time":"2013-01-10T00:26:46Z","timestamp":1357777606000},"page":"1-10","source":"Crossref","is-referenced-by-count":27,"title":["DfT architecture and ATPG for Interconnect tests of JEDEC Wide-I\/O memory-on-logic die stacks"],"prefix":"10.1109","author":[{"given":"Sergej","family":"Deutsch","sequence":"first","affiliation":[{"name":"Cadence Design Systems, Munich, Germany"}]},{"given":"Brion","family":"Keller","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Endicott, NY, USA"}]},{"given":"Vivek","family":"Chickermane","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Endicott, NY, USA"}]},{"given":"Subhasish","family":"Mukherjee","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Noida, India"}]},{"given":"Navdeep","family":"Sood","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Noida, India"}]},{"given":"Sandeep Kumar","family":"Goel","sequence":"additional","affiliation":[{"name":"TSMC, San Jose, CA, USA"}]},{"given":"Ji-Jan","family":"Chen","sequence":"additional","affiliation":[{"name":"TSMC HsinChu, Taiwan"}]},{"given":"Ashok","family":"Mehta","sequence":"additional","affiliation":[{"name":"TSMC, San Jose, CA, USA"}]},{"given":"Frank","family":"Lee","sequence":"additional","affiliation":[{"name":"TSMC HsinChu, Taiwan"}]},{"given":"Erik Jan","family":"Marinissen","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef 75, B-3001 Leuven, Belgium"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Three Die Stack \u2013 A Big Step \u201cUp\u201d for 3D-ICs with TSVs","volume-title":"Cadence Community Blogs","author":"Goering","year":"2011"},{"issue":"22","key":"ref2","first-page":"16","volume-title":"Yole D\u00e9veloppement 3D Pack-aging Newsletter","year":"2012"},{"volume-title":"JEDEC Solid State Technology Association","year":"2011","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751450"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5269-9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ats.2011.58"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ectc.2010.5490698"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ectc.2011.5898486"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2006.346786"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2008.4796763"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2006.873612"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299568"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/9783527623051"},{"key":"ref16","article-title":"Technical Viability of Stacked Silicon Interconnect Technology","volume-title":"Xilinx","author":"Handel","year":"2010"},{"key":"ref17","article-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency","volume-title":"Xilinx","author":"Saban","year":"2010"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/date.2012.6176689"},{"volume-title":"IEEE Std 1149.1\u2122-2001, IEEE Standard Test Access Port and Boundary-Scan Architecture. IEEE","year":"2001","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0367-5"},{"volume-title":"IEEE Standard Testability Method for Embedded Core-based Integrated Circuits. IEEE","year":"2005","key":"ref21"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1007\/0-387-34609-0","volume-title":"The Core Test Wrapper Handbook - Rationale and Application of IEEE","author":"da Silva","year":"2006"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ets.2011.52"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/test.2009.5355573"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ats.2010.80"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/test.2004.1387391"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/test.2011.6139180"},{"article-title":"Challenges and Solutions for Testing of TSV and Micro-Bump","volume-title":"Digest of IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-TEST)","author":"Eldridge","key":"ref28"},{"article-title":"A Low-Force MEMS Probe Solution for Fine-Pitch 3DSIC Wafer Test","volume-title":"Digest of IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-TEST)","author":"Losey","key":"ref29"},{"article-title":"Wafer Probing on Fine-Pitch Micro-Bumps for 2.5D- and 3D-SICs","volume-title":"Semicon European Manufacturing Test Conference (EMTC)","author":"Th\u00e4rigen","key":"ref30"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2011.5746413"},{"key":"ref32","article-title":"Wide-IO DRAM - ST-Ericsson\u2019s First Mobile Processor Using TSV 3D-IC Technology","author":"Freund","year":"2011","journal-title":"CDNLive! EMEA"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2011.2164731"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/test.1997.639602"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1147\/rd.404.0461"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/iccd.1996.563530"},{"key":"ref37","first-page":"52","article-title":"Interconnect Testing with Boundary Scan","volume-title":"Proceedings IEEE International Test Conference (ITC)","author":"Wagner"}],"event":{"name":"2012 IEEE International Test Conference (ITC)","start":{"date-parts":[[2012,11,5]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2012,11,8]]}},"container-title":["2012 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387511\/6401510\/06401569.pdf?arnumber=6401569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:53:07Z","timestamp":1747806787000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6401569\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/test.2012.6401569","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}