{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:07:28Z","timestamp":1747886848613,"version":"3.41.0"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/test.2012.6401579","type":"proceedings-article","created":{"date-parts":[[2013,1,10]],"date-time":"2013-01-10T00:26:46Z","timestamp":1357777606000},"page":"1-9","source":"Crossref","is-referenced-by-count":4,"title":["A built-in self-test scheme for 3D RAMs"],"prefix":"10.1109","author":[{"given":"Yun-Chao","family":"Yu","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320"}]},{"given":"Che-Wei","family":"Chou","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320"}]},{"given":"Jin-Fu","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320"}]},{"given":"Chih-Yen","family":"Lo","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320"}]},{"given":"Ding-Ming","family":"Kwai","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320"}]},{"given":"Yung-Fa","family":"Chou","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320"}]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan 320"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JPROC.2008.2007472"},{"key":"ref2","first-page":"214","article-title":"3D integration for energy efficient system design","volume-title":"Proc. IEEE\/ACM Design Automation Conf. (DAC)","author":"Borkar"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/CICC.2010.5617464"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2009.2034078"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2009.2034408"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2011.2109630"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1002\/9783527623051"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ASPDAC.2010.5419826"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISVLSI.2009.48"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TEST.2010.5699217"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/VDAT.2010.5496702"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ICCAD.2010.5654160"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ASPDAC.2012.6165054"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TVLSI.2010.2051466"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/MDT.1995.466385"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/MTDT.1996.782492"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/54.748806"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TEST.2000.894249"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ETW.2000.873788"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/ATS.2007.12"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/ICSCS.2008.4746912"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ISCAS.2009.5118183"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/VTS.2010.5469556"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/ATS.2010.71"},{"volume-title":"International technology roadmap for semiconductors (lTRS)","key":"ref25"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/DATE.2012.6176689"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/JSSC.2011.2164731"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/3DIC.2009.5306569"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/VTS.2010.5469559"},{"key":"ref30","first-page":"1031","article-title":"Small delay testing for TSVs in 3D ICs","volume-title":"Proc. IEEE\/ACM Design Automation Conf. (DAC)","author":"Lin"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/VTS.2011.5783749"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1007\/s10836-011-5261-4"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/VLSI-DAT.2012.6212658"}],"event":{"name":"2012 IEEE International Test Conference (ITC)","start":{"date-parts":[[2012,11,5]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2012,11,8]]}},"container-title":["2012 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387511\/6401510\/06401579.pdf?arnumber=6401579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:16:14Z","timestamp":1747804574000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6401579\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/test.2012.6401579","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}