{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:07:56Z","timestamp":1747886876716,"version":"3.41.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/test.2012.6401583","type":"proceedings-article","created":{"date-parts":[[2013,1,10]],"date-time":"2013-01-10T00:26:46Z","timestamp":1357777606000},"page":"1-9","source":"Crossref","is-referenced-by-count":6,"title":["BS 1149.1 extensions for an online interconnect fault detection and recovery"],"prefix":"10.1109","author":[{"given":"Somayeh","family":"Sadeghi-Kohan","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering College of Engineering, University of Tehran, Iran"}]},{"given":"Majid","family":"Namaki-Shoushtari","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering College of Engineering, University of Tehran, Iran"}]},{"given":"Fatemeh","family":"Javaheri","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering College of Engineering, University of Tehran, Iran"}]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering College of Engineering, University of Tehran, Iran"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775943"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref3","first-page":"75","article-title":"Network-on-chip concurrent error recovery using functional switch faults","volume-title":"Proc. of the Workshop on RTL and High Level Testing","author":"Karimi"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.04.014"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826197"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7548-5"},{"key":"ref7","first-page":"103","article-title":"Multi level test package: a package for C\/Cgate level fault simulation of system level design","volume-title":"Proc. of the Workshop on RTL and High Level Testing","author":"Sadeghi-Kohan"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240955"},{"key":"ref10","first-page":"125","article-title":"MT compacted set for interconnect crosstalk on SOC","volume-title":"Proc. of the Workshop on RTL and High Level Testing","author":"Ying"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011162"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1991.242914"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/19.177344"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812638"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011174"},{"key":"ref16","first-page":"2","article-title":"Can a D flip-flop based MISR compactor reliably detect interconnect faults?","volume-title":"Proc. of the IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","author":"Hlawiczka"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ELECTR.1994.472644"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337597"},{"key":"ref19","first-page":"23","article-title":"A new idea of test-per-clock interconnect BIST structure","volume-title":"Proc. of the East-West Design & Test Workshop","author":"Garbolino"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894313"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/S1004-4132(07)60012-7"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.45"},{"article-title":"VHDL: Modular Design and Synthesis of Cores and Systems","year":"2007","author":"Navabi","key":"ref23"}],"event":{"name":"2012 IEEE International Test Conference (ITC)","start":{"date-parts":[[2012,11,5]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2012,11,8]]}},"container-title":["2012 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387511\/6401510\/06401583.pdf?arnumber=6401583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:46:37Z","timestamp":1747806397000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6401583\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/test.2012.6401583","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}