{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:13:45Z","timestamp":1730301225113,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/test.2012.6401585","type":"proceedings-article","created":{"date-parts":[[2013,1,10]],"date-time":"2013-01-10T00:26:46Z","timestamp":1357777606000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["Methodology for fault grading high speed I\/O interfaces used in complex Graphics Processing Unit"],"prefix":"10.1109","author":[{"given":"A.","family":"Khare","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Kishore","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Rajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Sanghani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"45","article-title":"Integratable 1-2.5Gbps low jitter CMOS transceiver with built in self test capability","author":"yee","year":"1999","journal-title":"IEEE Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"2","first-page":"879","article-title":"Gpu computing","author":"john","year":"2008","journal-title":"Proceedings of the IEEE"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2011.60"},{"key":"7","article-title":"A comma detection and word alignment circuit for high-speed serdes","volume":"4","author":"zhen","year":"2011","journal-title":"Wireless Communications Networking and Mobile Computing (WiCOM"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223542"},{"journal-title":"Built-In Test for VLSI Pseudorandom Techniques","year":"1987","author":"bardell","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386941"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672477"}],"event":{"name":"2012 IEEE International Test Conference (ITC)","start":{"date-parts":[[2012,11,5]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2012,11,8]]}},"container-title":["2012 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387511\/6401510\/06401585.pdf?arnumber=6401585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:10:08Z","timestamp":1490206208000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6401585\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/test.2012.6401585","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}