{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T17:29:06Z","timestamp":1783790946279,"version":"3.55.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/test.2013.6651893","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T14:57:38Z","timestamp":1384181858000},"page":"1-10","source":"Crossref","is-referenced-by-count":35,"title":["Test and debug strategy for TSMC CoWoS™ stacking process based heterogeneous 3D IC: A silicon case study"],"prefix":"10.1109","author":[{"given":"Sandeep Kumar","family":"Goel","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saman","family":"Adham","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Min-Jer","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ji-Jan","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tze-Chiang","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ashok","family":"Mehta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frank","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vivek","family":"Chickermane","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brion","family":"Keller","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Valind","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Subhasish","family":"Mukherjee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Navdeep","family":"Sood","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeongho","family":"Cho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hayden Hyungdong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jungi","family":"Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sangdoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"15","article-title":"A low-force mems probe solution for fine-pitch 3d-sic wafer test","author":"losey","year":"2011","journal-title":"Digest of IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-TEST)"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139180"},{"key":"14","article-title":"Challenges and solutions for testing of tsv and micro-bump","author":"eldridge","year":"2011","journal-title":"Digest of IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3DTEST)"},{"key":"11","article-title":"DfT architecture and atpg for interconnect tests of jedec wide-i\/o memory-onlogic die stacks","author":"deutsch","year":"2012","journal-title":"Proceedings International Test Conference"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1007\/978-81-322-0740-5","article-title":"Test challenges in designing complex 3D chips: What is on the Horizon for EDA industry","author":"kumar goel","year":"2012","journal-title":"Proceedings International Conference on Computer-Aided Design"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1002\/9783527623051"},{"key":"1","article-title":"3D system integration technologies","year":"2007","journal-title":"Proceedings IEEE International Conference on IC Design and Technology"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.58"},{"key":"7","first-page":"16","year":"2012","journal-title":"Yole Developpement 3D Packaging Newsletter"},{"key":"6","year":"2011","journal-title":"JEDEC Solid state Technology Association"},{"key":"5","article-title":"Interposer integration through chipon-wafer-on-substrate process (cowostm)","author":"xie","year":"2012","journal-title":"Proceedings"},{"key":"4","article-title":"Enough Talk! practical approaches to 3d ic-tsv\/silicon interposer and wide io implementation from people who have been there and done that","author":"lee","year":"2012","journal-title":"Tutorial 2 at Design Automation Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.52"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5269-9"}],"event":{"name":"2013 IEEE International Test Conference (ITC)","location":"Anaheim, CA, USA","start":{"date-parts":[[2013,9,6]]},"end":{"date-parts":[[2013,9,13]]}},"container-title":["2013 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6646057\/6651860\/06651893.pdf?arnumber=6651893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T21:45:25Z","timestamp":1498081525000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6651893\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2013.6651893","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}