{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:53:36Z","timestamp":1729652016847,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/test.2013.6651931","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T14:57:38Z","timestamp":1384181858000},"page":"1-10","source":"Crossref","is-referenced-by-count":7,"title":["ATE test time reduction using asynchronous clock period"],"prefix":"10.1109","author":[{"given":"Praveen","family":"Venkataramani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Introduction to Advanced System-on-Chip Test Design and Optimization","year":"2005","author":"larsson","key":"19"},{"key":"35","first-page":"1","article-title":"A clock-gating based capture power droop reduction methodology for at-speed scan testing","author":"yang","year":"2011","journal-title":"Proc Design Automation Test Europe Conf Exhibition"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2002.1173515"},{"key":"36","first-page":"376","article-title":"Thermal-Aware test scheduling using on-chip temperature sensors","author":"yao","year":"2011","journal-title":"Proc 14th Int l Conf VLSI Design"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386427"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2013.6562685"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601885"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548882"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470686"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"14","first-page":"110","article-title":"Hardware test pattern generation for built-in testing","author":"daehn","year":"1981","journal-title":"Proc International Test Conf"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510876"},{"key":"12","first-page":"300","article-title":"On test time reduction using pattern overlapping, broadcasting and on-chip decompression","author":"chloupek","year":"2012","journal-title":"Proc IEEE 15th International Symp on Design and Diagnostics of Electronic Circuits Systems (DDECS)"},{"journal-title":"Power-Constrained Testing of VLSI Circuits","year":"2002","author":"nicolici","key":"21"},{"key":"20","article-title":"Emulation of slave serial mode to configure the xilinx spartan 3 xc3s50 fpga using advantest t2000 tester","author":"mangilipally","year":"2011","journal-title":"Technical Report"},{"key":"22","first-page":"1","article-title":"Power-Aware test: Challenges and solutions","author":"ravi","year":"2007","journal-title":"Proc International Test Conf"},{"key":"23","article-title":"Alpha power-law mos model","volume":"9","author":"sakurai","year":"2004","journal-title":"IEEE Solid-State Circuits Society Newsletter"},{"key":"24","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/4.52187","article-title":"Alpha power-law mos model","volume":"25","author":"sakurai","year":"1990","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783729"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.112"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398360"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.199"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673258"},{"journal-title":"Mentor Graphics Corp","year":"2011","key":"3"},{"journal-title":"Mentor Graphics Corp","year":"2009","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556983"},{"year":"0","key":"1"},{"key":"30","article-title":"Reducing ate time for power constrained scan test by asynchronous clocking","author":"venkataramani","year":"2012","journal-title":"Proc International Test Conf"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347657"},{"key":"6","article-title":"Reduced voltage test can be faster","author":"agrawal","year":"2012","journal-title":"Proc International Test Conf"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651931"},{"key":"5","article-title":"Pre-Computed asynchronous scan (invited talk)","author":"agrawal","year":"2012","journal-title":"Proc IEEE Latin American Test Workshop"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.200"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463646"},{"key":"8","article-title":"Essentials of electronic testing for digital","author":"bushnell","year":"2000","journal-title":"Memory and Mixed-Signal VLSI Circuits"}],"event":{"name":"2013 IEEE International Test Conference (ITC)","start":{"date-parts":[[2013,9,6]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2013,9,13]]}},"container-title":["2013 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6646057\/6651860\/06651931.pdf?arnumber=6651931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T21:45:26Z","timestamp":1498081526000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6651931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/test.2013.6651931","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}