{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T05:29:46Z","timestamp":1725600586576},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/test.2014.7035292","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:21:10Z","timestamp":1423675270000},"page":"1-10","source":"Crossref","is-referenced-by-count":12,"title":["Efficient testing of hierarchical core-based SOCs"],"prefix":"10.1109","author":[{"given":"B.","family":"Keller","sequence":"first","affiliation":[]},{"given":"K.","family":"Chakravadhanula","sequence":"additional","affiliation":[]},{"given":"B.","family":"Foutz","sequence":"additional","affiliation":[]},{"given":"V.","family":"Chickermane","sequence":"additional","affiliation":[]},{"given":"A.","family":"Garg","sequence":"additional","affiliation":[]},{"given":"R.","family":"Schoonover","sequence":"additional","affiliation":[]},{"given":"J.","family":"Sage","sequence":"additional","affiliation":[]},{"given":"D.","family":"Pearl","sequence":"additional","affiliation":[]},{"given":"T.","family":"Snethen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021731"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484684"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699276"},{"key":"ref13","article-title":"Automation of DfT Insertion and Interconnect Test Generation for 3D Stacked ICs","author":"deutsch","year":"0","journal-title":"NATW"},{"journal-title":"IEEE P1687","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651897"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651898"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569350"},{"key":"ref18","article-title":"Product How To: DFT strategy for ARM processor-based designs","author":"allsup","year":"2013","journal-title":"EDN Magazine"},{"year":"2013","key":"ref19","article-title":"Interface Logic Model"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386981"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041774"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"journal-title":"IEEE 1500","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270902"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/35.769283"},{"journal-title":"2011 table 2011_tst5-logic","article-title":"International Technology Roadmap for Semiconductors, 2011 Edition, Test and Test Equipment","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804382"}],"event":{"name":"2014 IEEE International Test Conference (ITC)","start":{"date-parts":[[2014,10,20]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2014,10,23]]}},"container-title":["2014 International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7024668\/7035243\/07035292.pdf?arnumber=7035292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T20:43:30Z","timestamp":1490301810000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7035292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/test.2014.7035292","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}