{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T22:46:20Z","timestamp":1747867580584,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/test.2014.7035314","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T22:21:10Z","timestamp":1423693270000},"page":"1-10","source":"Crossref","is-referenced-by-count":23,"title":["Direct probing on large-array fine-pitch micro-bumps of a wide-I\/O logic-memory interface"],"prefix":"10.1109","author":[{"given":"Erik Jan","family":"Marinissen","sequence":"first","affiliation":[]},{"given":"Bart","family":"De Wachter","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Smith","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Kiesewetter","sequence":"additional","affiliation":[]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2014.6962837"},{"key":"ref10","article-title":"Challenges and Solutions for Testing of TSV and Micro-Bump","author":"eldridge","year":"2011","journal-title":"Digest of IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-TEST)"},{"key":"ref11","article-title":"A Low-Force MEMS Probe Solution for Fine-Pitch 3D-SIC Wafer Test","author":"losey","year":"2011","journal-title":"Digest of IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-TEST)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231086"},{"key":"ref13","article-title":"40?m Pitch Probing Evaluation","author":"foerstel","year":"2012","journal-title":"Digest of IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-TEST)"},{"key":"ref14","article-title":"Very Small Pitch Micro Bump Array Probing","author":"b\u00f6hm","year":"2013","journal-title":"Proceedings IEEE South-West Test Workshop (SWTW)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702361"},{"key":"ref16","article-title":"KGD Probing of TSVs at 40?m Array Pitch","author":"smith","year":"2010","journal-title":"Digest of IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-TEST)"},{"key":"ref17","article-title":"Wafer Probing on Fine-Pitch Micro-Bumps for 2.5D-and 3D-SICs","author":"jan marinissen","year":"2011","journal-title":"Proceedings IEEE South-West Test Workshop (SWTW)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139180"},{"year":"2011","key":"ref19"},{"key":"ref28","article-title":"Vesuvius-3D: A 3D-DIT Demonstrator","author":"jan marinissen","year":"2014","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1002\/9783527623051","author":"garrou","year":"2008","journal-title":"Handbook of 3D Integration-Technology and Applications of 3D Integrated Circuits"},{"key":"ref27","first-page":"323","article-title":"Interposer Technology for High Bandwidth Interconnect Applications","author":"detalle","year":"2013","journal-title":"Proc Electronic Components Technology Conf (ECTC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299568"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457087"},{"key":"ref29","article-title":"NiB Capping of Cu Landing Pads for Thermocompression Bonding","author":"england","year":"2014","journal-title":"European Workshop Materials for Advanced Metallization,"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref8","article-title":"Wide-IO DRAM-ST-Ericsson's First Mobile Processor Using TSV 3D-IC Technology","author":"freund","year":"2011","journal-title":"CDNLive! EMEA"},{"key":"ref7","first-page":"496","article-title":"A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4×128 I\/Os Using TSV-Based Stacking","author":"jung-sik","year":"2011","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/JSSC.2011.2164731","article-title":"A 1.2 V 12.8 GB\/s 2 Gb Mobile Wide-I\/O DRAM With 4×128 I\/Os Using TSV Based Stacking","volume":"47","author":"jung-sik","year":"2012","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref1","first-page":"1277","article-title":"Challenges and Emerging Solutions in Testing TSV-Based 2.5D-and 3D-Stacked ICs","author":"jan marinissen","year":"2012","journal-title":"Proceedings Design Automation and Test in Europe (DATE)"},{"key":"ref20","first-page":"1","article-title":"DIT Architecture and ATPG for Interconnect Tests of JEDEC Wide-I\/O Memory-on-Logic Die Stacks","author":"deutsch","year":"2012","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"ref22","article-title":"3D-COSTAR: A Cost Model for 3D-SICs","author":"taouil","year":"2012","journal-title":"Digest of IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-TEST)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651893"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653603"},{"key":"ref23","article-title":"3D-COSTAR: A Cost Model for 3D-SICs","author":"taouil","year":"2012","journal-title":"3D Architectures Semicond Integration Packag (3-D ASIP)"},{"key":"ref26","first-page":"1122","article-title":"Key Elements for Sub-50?m Pitch Micro Bump Processes","author":"de vos","year":"2013","journal-title":"Proc Electronic Components Technology Conf (ECTC)"},{"key":"ref25","first-page":"1","article-title":"Using 3D-COSTAR for 2.5D Test Cost Optimization","author":"taouil","year":"2011","journal-title":"Proceedings IEEE International Conference on 3D System Integration (3DIC)"}],"event":{"name":"2014 IEEE International Test Conference (ITC)","start":{"date-parts":[[2014,10,20]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2014,10,23]]}},"container-title":["2014 International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7024668\/7035243\/07035314.pdf?arnumber=7035314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,20]],"date-time":"2019-08-20T21:27:27Z","timestamp":1566336447000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7035314\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/test.2014.7035314","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}