{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:17Z","timestamp":1763468237682},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/test.2014.7035318","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:21:10Z","timestamp":1423675270000},"page":"1-10","source":"Crossref","is-referenced-by-count":11,"title":["Efficient RAS support for die-stacked DRAM"],"prefix":"10.1109","author":[{"given":"Hyeran","family":"Jeon","sequence":"first","affiliation":[]},{"given":"Gabriel H.","family":"Loh","sequence":"additional","affiliation":[]},{"given":"Murali","family":"Annavaram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898516"},{"key":"ref12","first-page":"351","article-title":"A register-file approach for row buffer caches in diestacked DRAMs","author":"loh","year":"2011","journal-title":"Micro"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref15","first-page":"8","article-title":"Stacked & Loaded Xilinx SSI, 28-Gbps I\/O Yield Amazing FPGAs","author":"santarini","year":"2011","journal-title":"Xcell Journal"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485958"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref28","first-page":"201","article-title":"Cost-effective tsy grouping for yield improvement of 3d-ics","author":"zhao","year":"2011","journal-title":"ATS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/176979.176981"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601880"},{"key":"ref3","first-page":"33","article-title":"CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory","author":"chen","year":"2012","journal-title":"DATE"},{"journal-title":"HPArch","article-title":"Macsim simulator","year":"0","key":"ref6"},{"key":"ref5","article-title":"A white paper on the benefits of chipkill-correct ECC for PC server main memory","author":"dell","year":"1997","journal-title":"IBM Technical Report"},{"journal-title":"JEDEC","article-title":"3D-ICs","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"ref2","first-page":"1","article-title":"Area and Reliability Efficient ECC Scheme for 3D RAMs","author":"chang","year":"2012","journal-title":"VLSI-DAT"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"ref22","first-page":"285","article-title":"LOT-ECC: localized and tiered reliability mechanisms for commodity memory systems","author":"udipi","year":"2012","journal-title":"ISCA"},{"journal-title":"Techspot","article-title":"Future Nvidia 'Volta’ GPU has stacked DRAM, offers 1TB\/s bandwidth","year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1145\/1105734.1105748","article-title":"DRAMsim: a memory system simulator","author":"wang","year":"2005","journal-title":"SIGARCH Comput Archit News"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228545"}],"event":{"name":"2014 IEEE International Test Conference (ITC)","start":{"date-parts":[[2014,10,20]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2014,10,23]]}},"container-title":["2014 International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7024668\/7035243\/07035318.pdf?arnumber=7035318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T01:21:59Z","timestamp":1498180919000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7035318\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/test.2014.7035318","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}