{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T14:57:21Z","timestamp":1773413841820,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/test.2014.7035342","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:21:10Z","timestamp":1423675270000},"page":"1-7","source":"Crossref","is-referenced-by-count":61,"title":["Read disturb fault detection in STT-MRAM"],"prefix":"10.1109","author":[{"given":"Rajendra","family":"Bishnoi","sequence":"first","affiliation":[]},{"given":"Mojtaba","family":"Ebrahimi","sequence":"additional","affiliation":[]},{"given":"Fabian","family":"Oboril","sequence":"additional","affiliation":[]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"121","article-title":"Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM)","author":"anurag","year":"2011","journal-title":"International Symposium on Low-power Electronics and Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2203589"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2005.855346"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657095"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623037"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488324"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1454","DOI":"10.1016\/j.microrel.2011.07.001","article-title":"Design considerations and strategies for high-reliable STT-MRAM","volume":"51","author":"ws","year":"2011","journal-title":"Microelectronics Reliability"},{"key":"ref17","first-page":"480","article-title":"2mb spin-transfer torque ram (spram) with bit-by-bit bidirectional current write and parallelizing-direction current read","author":"kawahara","year":"2007","journal-title":"Solid-State Circuits Conference"},{"key":"ref18","first-page":"501","article-title":"Study of two writing schemes for a magnetic tunnel junction based on spin orbit torque","author":"jabeur","year":"2013","journal-title":"International Journal of Electronics Science and Engineering"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.193"},{"key":"ref4","year":"2012","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref3","first-page":"9","article-title":"Write Endurance in Flash Drives: Measurements and Analysis","volume":"10","author":"boboila","year":"2010","journal-title":"FAST"},{"key":"ref6","first-page":"731","article-title":"An overview of non-volatile memory technology and the implication for tools and architectures","author":"li","year":"2009","journal-title":"Design Automation Test in Europe Conference Exhibition"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.97"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742972"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"ref9","article-title":"STTRAM Scaling And Retention Failure","volume":"17","author":"naemi","year":"2013","journal-title":"Intel Technology Journal"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1145\/1816038.1815973","article-title":"Reducing cache power with low-cost, multi-bit error-correcting codes","volume":"38","author":"chris","year":"2010","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333665"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783375"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1999.782692"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105370"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/43\/21\/215001"}],"event":{"name":"2014 IEEE International Test Conference (ITC)","location":"Seattle, WA, USA","start":{"date-parts":[[2014,10,20]]},"end":{"date-parts":[[2014,10,23]]}},"container-title":["2014 International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7024668\/7035243\/07035342.pdf?arnumber=7035342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T01:21:59Z","timestamp":1498180919000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7035342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/test.2014.7035342","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}