{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:14:05Z","timestamp":1730301245201,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/test.2014.7035364","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:21:10Z","timestamp":1423675270000},"page":"1-10","source":"Crossref","is-referenced-by-count":4,"title":["Error prediction and detection methodologies for reliable circuit operation under NBTI"],"prefix":"10.1109","author":[{"given":"Julio","family":"Vazquez-Hernandez","sequence":"first","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref10"},{"key":"ref11","first-page":"735","article-title":"Proc. ICCAD","author":"wang","year":"2007","journal-title":"An Efficient Method to Identify Critical Gates under Circuit Aging"},{"key":"ref12","article-title":"Proc. IEEE VLSI Test Symposium (VTS)","author":"hakan baba","year":"2009","journal-title":"Testing for Transistor Aging"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672007"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5358-z"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-011-9789-0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770699"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852164"},{"key":"ref19","first-page":"528","author":"zhang","year":"2006","journal-title":"Statistical timing analysis with path reconvergence and spatial correlations DATE 06 3001 Leuven"},{"key":"ref4","first-page":"248","article-title":"Impact of Negative Bias Temperature Instability on Digital Circuit Reliability","author":"reddy","year":"2002","journal-title":"IEEE Int Reliab Phys Symp"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763151"},{"key":"ref6","volume":"46","author":"bowman","year":"2011","journal-title":"A 45nm Resilient Microprocessor Core for Dynamic Variation Tolerance IEEE Journal of Solid State Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref8","first-page":"11","article-title":"Fine-Grain Redundant Logic Using Defect-Prediction Flip-Flops","volume":"402","author":"nakura","year":"2007","journal-title":"Solid-State Circuits Conference 2007 ISSCC 2007 Digest of Technical Papers IEEE International"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700619"},{"key":"ref2","first-page":"364","article-title":"The impact of NBTI on the performance of combinational and sequential circuits","author":"wang","year":"2007","journal-title":"Proc ACM\/IEEE Design Automation Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783784"}],"event":{"name":"2014 IEEE International Test Conference (ITC)","start":{"date-parts":[[2014,10,20]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2014,10,23]]}},"container-title":["2014 International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7024668\/7035243\/07035364.pdf?arnumber=7035364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T20:43:53Z","timestamp":1490301833000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7035364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/test.2014.7035364","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}