{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:50:38Z","timestamp":1725475838269},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/test.2014.7035368","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:21:10Z","timestamp":1423675270000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing redundancy design for chip-multiprocessors for flexible utility functions"],"prefix":"10.1109","author":[{"given":"Da","family":"Cheng","sequence":"first","affiliation":[]},{"given":"Sandeep K.","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378212"},{"key":"ref11","article-title":"A systematic methodology to improve yield per area of highly-parallel CMPs","author":"cheng","year":"2013","journal-title":"University of Southern California Tech Rep"},{"journal-title":"ITRS 2011","year":"0","key":"ref12"},{"key":"ref13","article-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"weste","year":"2010","journal-title":"Addison-Wesley"},{"journal-title":"Cacti Tools","year":"0","key":"ref14"},{"journal-title":"Nvidia cuda sdk","year":"0","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"ref3","article-title":"Exploiting microarchitectural redundancy for defect tolerance","author":"sivakumar","year":"2003","journal-title":"Proc ICCD"},{"article-title":"Nvidia's Fermi GTX480 is broken and unfixable","year":"0","author":"demerjian","key":"ref6"},{"article-title":"NVIDIA's GeForce GTX 480 and GTX 470","year":"2010","author":"smith","key":"ref5"},{"key":"ref8","article-title":"Interconnections in multi-core architectures: Understanding mechanisms, overheads and scalinz","author":"kumar","year":"2005","journal-title":"Proc ISCA"},{"article-title":"AMD FX-8150 8-core CPU Review","year":"0","author":"chiappetta","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"ref1","article-title":"Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topolozy","author":"zhang","year":"2008","journal-title":"Proc DATE"},{"journal-title":"GPGPU-Sim 3 x","year":"0","key":"ref9"}],"event":{"name":"2014 IEEE International Test Conference (ITC)","start":{"date-parts":[[2014,10,20]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2014,10,23]]}},"container-title":["2014 International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7024668\/7035243\/07035368.pdf?arnumber=7035368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T20:29:34Z","timestamp":1490300974000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7035368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2014.7035368","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}