{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:50:03Z","timestamp":1783788603759,"version":"3.55.0"},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/test.2015.7342397","type":"proceedings-article","created":{"date-parts":[[2015,12,3]],"date-time":"2015-12-03T16:11:39Z","timestamp":1449159099000},"page":"1-10","source":"Crossref","is-referenced-by-count":15,"title":["A structured approach to post-silicon validation and debug using symbolic quick error detection"],"prefix":"10.1109","author":[{"given":"David","family":"Lin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eshan","family":"Singh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Clark","family":"Barrett","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","first-page":"63","article-title":"Post-Silicon Fault Localisation Using Maximum Satisfiability and Backbones","author":"zhu","year":"0","journal-title":"Proc IEEE\/ACM Formal Methods Computer-Aided Design"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref32","article-title":"Post-Silicon Debug - DAC Workshop on Post-Silicon Debug: Technologies, Methodologies, and Best-Practices","author":"reick","year":"0","journal-title":"IEEE\/ACM Design Automation Conf 2012"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837367"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"ref37","article-title":"Addresnrsing Post-Silicon Validation Challenges: Leverage Validation & Test Synergy","author":"yerramilli","year":"0","journal-title":"Keynote IEEE IntI Test Conf 2006"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457129"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723116"},{"key":"ref10","first-page":"513","article-title":"nuTAB-BackSpace: Rewriting to Normalize Non-Determinism in Post-Silicon Debug Traces","author":"depaula","year":"0","journal-title":"Proc IntI Conf on Computer Aided Verification"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105414"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035363"},{"key":"ref13","first-page":"2317","article-title":"Automatic Generation of Hardware Design Properties from Simulation Traces","author":"eimandouh","year":"0","journal-title":"Proc IEEE Int Symp Circuits Syste"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744921"},{"key":"ref15","first-page":"1","article-title":"Effective Post-Silicon Failure Localization Using Dynamic Program Slicing","author":"friedler","year":"0","journal-title":"Proc IEEE\/ACM Design Automation Test in Europe"},{"key":"ref16","article-title":"Why Do Computers Stop and What Can Be Done About It?","author":"gray","year":"1985","journal-title":"Tandem Computers Tech Rep 85 7 PN87614"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065786"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699215"},{"key":"ref19","year":"0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593183"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977293"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355702"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-9365-4_8"},{"key":"ref29","year":"0","journal-title":"Available"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2753768"},{"key":"ref8","first-page":"1","article-title":"BackSpace: Formal Analysis for Post-Silicon Debug","author":"depaula","year":"0","journal-title":"Proc Formal methods in CAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011276507260"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024916"},{"key":"ref9","first-page":"411","article-title":"TAB-BackSpace: Unlimited-Length Trace Buffers with Zero Additional On-Chip Overhead","author":"depaula","year":"0","journal-title":"Proc IEEE\/ACM Design Automation Conf"},{"key":"ref1","first-page":"7","article-title":"A Reconfigurable Design-for-Debug Infrastructure for SoCs","author":"abramovici","year":"0","journal-title":"Proc IEEE\/ACM Design Automation Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0031806"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837466"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837278"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2334301"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228461"},{"key":"ref26","author":"lin","year":"2015","journal-title":"QED Post-Silicon Validation and Debug"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1012"}],"event":{"name":"2015 IEEE International Test Conference (ITC)","location":"Anaheim, CA, USA","start":{"date-parts":[[2015,10,6]]},"end":{"date-parts":[[2015,10,8]]}},"container-title":["2015 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7331771\/7342364\/07342397.pdf?arnumber=7342397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T00:58:38Z","timestamp":1490403518000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7342397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/test.2015.7342397","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}