{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:14:12Z","timestamp":1730301252973,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/test.2015.7342399","type":"proceedings-article","created":{"date-parts":[[2015,12,3]],"date-time":"2015-12-03T21:11:39Z","timestamp":1449177099000},"page":"1-10","source":"Crossref","is-referenced-by-count":1,"title":["Platform IO and system memory test using L3 cache based test (CBT) and parallel execution of CPGC Intel BIST engine"],"prefix":"10.1109","author":[{"given":"Bruce","family":"Querbach","sequence":"first","affiliation":[]},{"given":"Tan Peter","family":"Yanyang","sequence":"additional","affiliation":[]},{"given":"Lovelace","family":"Van","sequence":"additional","affiliation":[]},{"given":"David","family":"Blankenbeckler","sequence":"additional","affiliation":[]},{"given":"Rahul","family":"Khanna","sequence":"additional","affiliation":[]},{"given":"Sudeep","family":"Puligundla","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Chiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Pre-announce signaling for interconnect built-in self test","year":"2003","author":"ellis","key":"ref10"},{"key":"ref11","first-page":"826","volume":"6","author":"ellis","year":"2004","journal-title":"Push button mode automatic pattern switching for interconnect built-in self test"},{"key":"ref12","first-page":"252","volume":"12","author":"spry","year":"2009","journal-title":"Robust memory link testing using memory controller"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035348"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699277"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2191000"},{"key":"ref16","first-page":"1","article-title":"Architecture of a Reusable BIST Engine for Detection and Auto Correction of Memory failures and for IO debug, validation, link training, and power optimization on 14nm 3DS SOC","volume":"pp","author":"querbach","year":"2015","journal-title":"IEEE Des Test"},{"key":"ref17","first-page":"1","article-title":"A 6.4Gbps on-chip eye opening monitor circuit for signal integrity analysis of high speed channel","author":"shin","year":"0","journal-title":"Electromagnetic Compatibility 2008 EMC 2008 IEEE International Symposium on"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903921"},{"key":"ref19","first-page":"1","article-title":"Characterization and compensation of performance variability using on-chip monitors","author":"islam","year":"0","journal-title":"Proceedings of Technical Program - 2014 International Symposium on VLSI Technology Systems and Application (VLSI-TSA)"},{"key":"ref4","first-page":"121","article-title":"Comparison of off-chip interconnect validation to field failures","author":"shepherd","year":"2011","journal-title":"VALID 2011 The Third International Conference on Advances in System Testing and Validation Lifecycle"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref6","article-title":"Automatic self test of an integrated circuit component via AC I\/O loopback","author":"querbach","year":"2006","journal-title":"7 139 957"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035340"},{"journal-title":"CPGC2 a buit-in self test and auto-repair engine for DRAM (WIO DDR4) ' Patent pending","year":"0","author":"bruce","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674729"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.19"},{"journal-title":"Coalition of 20+ Tech Firms Backs MRAM as Potential DRAM NAND Replacement - See more at","year":"0","key":"ref1"},{"key":"ref9","first-page":"1","article-title":"Intel ® IBIST, the full vision realized","author":"nejedlo","year":"2009","journal-title":"Test Conference 2009 ITC 2009 International"},{"key":"ref20","first-page":"36","article-title":"Low power Sigma;- Delta; analog-to-digital converter for temperature sensing and voltage monitoring","volume":"1","author":"wang","year":"0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC.2012.6522640"}],"event":{"name":"2015 IEEE International Test Conference (ITC)","start":{"date-parts":[[2015,10,6]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2015,10,8]]}},"container-title":["2015 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7331771\/7342364\/07342399.pdf?arnumber=7342399","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T22:04:17Z","timestamp":1490393057000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7342399\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/test.2015.7342399","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}