{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,10]],"date-time":"2025-05-10T06:26:05Z","timestamp":1746858365180},"reference-count":45,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/test.2015.7342421","type":"proceedings-article","created":{"date-parts":[[2015,12,3]],"date-time":"2015-12-03T21:11:39Z","timestamp":1449177099000},"page":"1-10","source":"Crossref","is-referenced-by-count":3,"title":["Test and debug solutions for 3D-stacked integrated circuits"],"prefix":"10.1109","author":[{"given":"Sergej","family":"Deutsch","sequence":"first","affiliation":[]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757361"},{"journal-title":"JEDEC","year":"0","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651905"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2160177"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512787"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687434"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041802"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1287\/opre.43.2.264"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432139"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837476"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035363"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.61"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584088"},{"year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.818923"},{"year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IMPACT.2011.6117182"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306569"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-7012(00)00201-3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342389"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241859"},{"year":"0","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.238683"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035314"},{"key":"ref9","first-page":"39","article-title":"Through Silicon Via Stress Characterization","author":"dao","year":"2009","journal-title":"Proceedings International Conference on IC Design and Technology (ICICDT)"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1002\/9783527623051","author":"garrou","year":"2008","journal-title":"Handbook of 3D Integration-Technology and Applications of 3D Integrated Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"journal-title":"Nangate 45nm open cell library","year":"0","key":"ref45"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2298198"},{"key":"ref21","article-title":"IBM","author":"maier","year":"2012","journal-title":"private correspondence"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003792"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529829"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330646"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2183399"},{"journal-title":"IEEE Std 1149 1–2001 2001","article-title":"IEEE Standard Test Access Port and Boundary Scan Architecture","year":"0","key":"ref26"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.122"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.4276"}],"event":{"name":"2015 IEEE International Test Conference (ITC)","start":{"date-parts":[[2015,10,6]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2015,10,8]]}},"container-title":["2015 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7331771\/7342364\/07342421.pdf?arnumber=7342421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,2]],"date-time":"2019-09-02T05:15:09Z","timestamp":1567401309000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7342421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/test.2015.7342421","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}