{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:49:30Z","timestamp":1725612570434},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/test.2015.7342423","type":"proceedings-article","created":{"date-parts":[[2015,12,3]],"date-time":"2015-12-03T16:11:39Z","timestamp":1449159099000},"page":"1-11","source":"Crossref","is-referenced-by-count":1,"title":["Yield and reliability enhancement for 3D ICs"],"prefix":"10.1109","author":[{"given":"Jiang","family":"Li","sequence":"first","affiliation":[]},{"given":"Qiang","family":"Xu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160410"},{"key":"ref11","first-page":"306","article-title":"A thermal-driven floor-planning algorithm for 3D ICs","author":"cong","year":"0","journal-title":"Intl Conf on Computer-Aided Design"},{"year":"2010","key":"ref12","first-page":"230"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699217"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176602"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228742"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488824"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784499"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228545"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165052"},{"key":"ref4","first-page":"166","article-title":"TSV redundancy: Architecture and design issues in 3d IC","author":"hsieh","year":"2010","journal-title":"Design Automation and Test in Europe Conf Exhibition"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6262996"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"year":"2009","key":"ref8","first-page":"220"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"ref2","article-title":"3D Super-Via for memory applications","author":"sangki","year":"2007","journal-title":"Micro-Systems Packaging Initiative Packaging Workshop"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687434"},{"key":"ref20","article-title":"Test challenges for 3D integrated circuits","author":"lee","year":"0","journal-title":"IEEE Design & Test of Computers"}],"event":{"name":"2015 IEEE International Test Conference (ITC)","start":{"date-parts":[[2015,10,6]]},"location":"Anaheim, CA","end":{"date-parts":[[2015,10,8]]}},"container-title":["2015 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7331771\/7342364\/07342423.pdf?arnumber=7342423","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,23]],"date-time":"2020-07-23T17:13:26Z","timestamp":1595524406000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7342423\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/test.2015.7342423","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}