{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T12:53:27Z","timestamp":1725800007401},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/test.2016.7805828","type":"proceedings-article","created":{"date-parts":[[2017,1,5]],"date-time":"2017-01-05T17:22:46Z","timestamp":1483636966000},"page":"1-10","source":"Crossref","is-referenced-by-count":26,"title":["Putting wasted clock cycles to use: Enhancing fortuitous cell-aware fault detection with scan shift capture"],"prefix":"10.1109","author":[{"given":"Fanchen","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Daphne","family":"Hwong","sequence":"additional","affiliation":[]},{"given":"Yi","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Allison","family":"Garcia","sequence":"additional","affiliation":[]},{"given":"Soha","family":"Alhelaly","sequence":"additional","affiliation":[]},{"given":"Geoff","family":"Shofner","sequence":"additional","affiliation":[]},{"given":"LeRoy","family":"Winemberg","sequence":"additional","affiliation":[]},{"given":"Jennifer","family":"Dworak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342383"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783604"},{"article-title":"Digital System Test and Testable Design Using HDL Models and Architectures","year":"2011","author":"navabi","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"journal-title":"Home OpenCores","year":"2016","key":"ref35"},{"key":"ref34","first-page":"777","article-title":"Gate exhaustive testing","author":"cho","year":"2005","journal-title":"Test Conference 2005 Proceedings ITC 2005 IEEE International"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051391"},{"key":"ref11","first-page":"217","article-title":"A built-in self test scheme for VLSI","author":"raju","year":"1995","journal-title":"Des Autom Conf 1995 Proc ASP-DAC 95CHDL 95VLSI 95 IFIP Int Conf Hardw Descr Lang IFIP Int Conf Very Large Scal"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2015.7396748"},{"key":"ref13","first-page":"479","article-title":"Hardware efficient LBIST with complementary weights","author":"lai","year":"2005","journal-title":"2005 Int Conf Comout Des"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1109\/VTEST.2004.1299264","article-title":"Hybrid BIST for system-on-a-chip using an embedded FPGA core","author":"zeng","year":"2004","journal-title":"VLSI Test Symposium 2004 Proceedings 22nd IEEE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990313"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/54.706037"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639630"},{"article-title":"Essentials of Electronic Testing for Digital, Memory, and Mixed Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37949"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233046"},{"article-title":"Minimizing N-Detect Tests for Combinational Circuits","year":"2007","author":"kantipudi","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355741"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.125"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.87"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401533"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.47"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2168432"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766675"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917577"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.902820"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937825"},{"key":"ref22","first-page":"104","article-title":"Virtual compression through test vector stitching for scan based designs","author":"rao","year":"2003","journal-title":"2003 Des Autom Test Eur Conf Exhib"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.11"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808423"},{"key":"ref23","first-page":"178","article-title":"Weighted pseudorandom BIST for n-detection of single stuck-at faults","author":"yu","year":"2004","journal-title":"Test Symposium 2004 13th Asian"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.479997"},{"key":"ref25","article-title":"Deterministic Built-In Self Test","author":"al-yamani","year":"2004","journal-title":"Stanford University"}],"event":{"name":"2016 IEEE International Test Conference (ITC)","start":{"date-parts":[[2016,11,15]]},"location":"Fort Worth, TX, USA","end":{"date-parts":[[2016,11,17]]}},"container-title":["2016 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7794484\/7805805\/07805828.pdf?arnumber=7805828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T03:24:40Z","timestamp":1498361080000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7805828\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/test.2016.7805828","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}