{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T06:24:01Z","timestamp":1750832641069,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/test.2016.7805833","type":"proceedings-article","created":{"date-parts":[[2017,1,5]],"date-time":"2017-01-05T17:22:46Z","timestamp":1483636966000},"page":"1-9","source":"Crossref","is-referenced-by-count":1,"title":["Defect tolerance for CNFET-based SRAMs"],"prefix":"10.1109","author":[{"given":"Tianjian","family":"Li","sequence":"first","affiliation":[]},{"given":"Li","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Xiaoyao","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/TCAD.2008.2003278"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/TED.2008.2010604"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1126\/science.1086534"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1126\/science.1133781"},{"key":"ref12","first-page":"1","article-title":"and Subhasish Mitra. VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using carbon nanotube FETs","author":"nishant","year":"2009","journal-title":"IEEE International Electron Devices Meeting"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TED.2010.2053207"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/TVLSI.2005.863189","article-title":"Efficient built-in redundancy analysis for embedded memories with 2-D redundancy","volume":"14","author":"lu","year":"2006","journal-title":"IEEE Transactions on very large scale integration Systems"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/2744769.2744864"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/APCCAS.2010.5774837"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/EIT.2010.5612103"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/1973009.1973082"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TCAD.2009.2023197"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1016\/j.compositesb.2012.01.066"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MWSCAS.2013.6674655"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1016\/S0167-9260(97)00021-7"},{"key":"ref3","first-page":"15","article-title":"Ultra low power dual-gate 6T and 8T stack forced CNFET SRAM cells","volume":"44","author":"maruthamuthu","year":"2010","journal-title":"Special Issue of Microelectronics Journal on the IEEE International MOS-AK\/GSA Workshop on Compact Modeling"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1038\/nature12502"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1038\/nnano.2007.77"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1038\/nnano.2015.197"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1837274.1837497"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TED.2010.2092780"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/1629911.1629995"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TNANO.2012.2197636"},{"year":"2015","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/MM.2013.69"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/TCAD.1987.1270266","article-title":"On the Repair of Redundant RAM's","volume":"6","author":"wey","year":"1987","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/1629911.1629933"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/ICCD.1998.727027"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/MDT.1987.295111"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/DFT.2007.28"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/4.487996"}],"event":{"name":"2016 IEEE International Test Conference (ITC)","start":{"date-parts":[[2016,11,15]]},"location":"Fort Worth, TX, USA","end":{"date-parts":[[2016,11,17]]}},"container-title":["2016 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7794484\/7805805\/07805833.pdf?arnumber=7805833","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T03:24:40Z","timestamp":1498361080000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7805833\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/test.2016.7805833","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}