{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:46:47Z","timestamp":1761648407139,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/test.2016.7805866","type":"proceedings-article","created":{"date-parts":[[2017,1,5]],"date-time":"2017-01-05T17:22:46Z","timestamp":1483636966000},"page":"1-10","source":"Crossref","is-referenced-by-count":23,"title":["Transformation of multiple fault models to a unified model for ATPG efficiency enhancement"],"prefix":"10.1109","author":[{"given":"Cheng-Hung","family":"Wu","sequence":"first","affiliation":[]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Efficient SMT-based ATPG for interconnect open defects","author":"dominik","year":"2014","journal-title":"Proc Design Automation & Test in Europe Conference & Exhibition"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355741"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.73"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.6"},{"article-title":"Methods for characterizing, generating test sequences for, and simulating integrated circuit faults using fault tuples and related systems and computer program products","year":"2004","author":"blanton","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870836"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.36"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783735"},{"journal-title":"Tessent ATPG User Guide Version J-2015 02","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1109\/TCAD.2007.907255","article-title":"Experimental Characterization of CMOS Interconnect Open Defects","volume":"27","author":"rodriquez-montanes","year":"2008","journal-title":"IEEE Trans on CAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966689"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258149"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1996.572002"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116298"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-6392-x"},{"key":"ref2","article-title":"Defect-Based Tests: A Key Enabler for Successful Migration to Structural Test","author":"sengupta","year":"1999","journal-title":"Intel Technology Journal Q 1"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700642"},{"journal-title":"TetraMAX ATPG User Guide Version J-2014 09-SP1","year":"0","key":"ref20"}],"event":{"name":"2016 IEEE International Test Conference (ITC)","start":{"date-parts":[[2016,11,15]]},"location":"Fort Worth, TX, USA","end":{"date-parts":[[2016,11,17]]}},"container-title":["2016 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7794484\/7805805\/07805866.pdf?arnumber=7805866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T02:07:23Z","timestamp":1568686043000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7805866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/test.2016.7805866","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}